















SCHEMATIC	CONTENT	PAGE
TOP	COVER PAGE, PLACEMENT	1-2
FPGA	FPGA	3
POWER	DC5V to 3.3V, 2.5V, 1.8V, 1.2V	4
Download	FPGA Download, ARM Download	5
INOUT	GPIO, LED, KEY, LVDS/MIPI	6












Title			DK-START-GW1NSR2
Size	Document Number	Rev	
A3	PLACEMENT	V2.1	
Date:	Thursday, April 30, 2020	Sheet	2 of 6












Title			DK-START-GW1NSR2
Size	Document Number	Rev	
A3	FPGA	V2.1	
Date:	Thursday, April 30, 2020	Sheet	3 of 6



Title		
DK-START-GW1NSR2		
Size	Document Number	Rev
A3	5V to 3.3V, 2.5V, 1.8V, 1.2V	V2.1
Date:	Thursday, April 30, 2020	Sheet 4 of 6





Title		
DK-START-GW1NSR2		
Size	Document Number	Rev
A3	GPIO_LED_KEY_LVDS/MPI	V2.1
Date:	Thursday, April 30, 2020	Sheet 6 of 6