

D

D

C

C


B

B





A

A

SCHEMATIC	CONTENT	PAGE
PAGE0	COVER PAGE	1
PAGE1	SYSTEM DIAGRAM	2
PAGE2-POWER	DC5V to 3.3V,2.5V,1.8V,1.2V,1.0V	3
PAGE3-FPGA	GW1NSR-4C-MG64P	4
PAGE4-FPGA	GW2AR-18K-QN88P	5
PAGE5-GPIO	GPIO	6
PAGE6-USB1	USB3250	7
PAGE7-USB2	USBRC	8
PAGE8-USB3	USB-FPGA	9
PAGE9-JTAG	JTAG	10











POWER










Title		
DK_USB2_0_GW2AR-LV18QN88PC7I6_GW1NSR-LV4MG64PC7I6		
Size	Document Number	Rev
A3	<Doc>	V1.0
Date:	Thursday, August 26, 2021	Sheet 3 of 10

GW1NSR-4C-MG64P




GW2AR-18K-QN88P




Title		
DK_USB2_0_GW2AR-LV18QN88PC7I6_GW1NSR-LV4MG64PC7I6		
Size	Document Number	Rev
A3	<Doc>	V1.0
Date:	Wednesday, November 03, 2021	Sheet 5 of 10


USB3280 Signal Line




TEST POINT





GPIO



Sets VCCIO to 3.3V









Title		
DK_USB2_0_GW2AR-LV18QN88PC7I6_GW1NSR-LV4MG64PC7I6		
Size	Document Number	Rev
A3	<Doc>	V1.0
Date:	Wednesday, November 03, 2021	Sheet 7 of 10

D

C

B

A





D


C

B


A



D



C



B

A