GW1NR-LV9LQ144P



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-LV9LQ144P	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 1 of 12	



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-LV9MG100P	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 2 of 12	

GW1NR-LV9MG100PA



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-LV9MG100PA	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 3 of 12	

GW1NR-LV9MG100PF



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1NR-LV9MG100PF	Rev 2.0
Date: Monday, April 24, 2023	Sheet 4 of 12	

GW1NR-LV9MG100PS



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1NR-LV9MG100PS	Rev 2.0
Date: Monday, April 24, 2023	Sheet 5 of 12	

GW1NR-LV9MG100PT



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1NR-LV9MG100PT	Rev 2.0
Date: Monday, April 24, 2023	Sheet 6 of 12	

GW1NR-LV9QN88



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-LV9QN88	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 7 of 12	

GW1NR-LV9QN88P















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-LV9QN88P	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 8 of 12	

GW1NR-UV9LQ144P



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1NR-UV9LQ144P	Rev 2.0
Date: Monday, April 24, 2023	Sheet 9 of 12	

GW1NR-UV9MG100P



Notes:

1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-UV9MG100P	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 10 of 12	

GW1NR-UV9QN88



Notes:

1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1NR-UV9QN88	Rev 2.0
Date: Monday, April 24, 2023	Sheet 11 of 12	

GW1NR-UV9QN88P















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1NR-UV9QN88P	Rev: 2.0
Date: Monday, April 24, 2023	Sheet 12 of 12	