








Title GOWIN Minimum System Diagram






Size	Document Number	Rev
A2	GW5AT-LV138FPG676A	2.0



GW5AT-138K-PG484



GW5AT-138K-PG484



GW5AT-138K-PG484

Notes:

- F_CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.

GWIN Minimum System Diagram

Size A2 Document Number GW5AT-LV138PG484

Date Thursday, May 25, 2023 Sheet 2 of 3

Rev. 2.0

