











GW1NR-LV4MG81P




Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


GW1NR-LV4QN88




*Configuration mode signal selection




RECONFIG_N \leftarrow R8 4.7K VCCO3



Configuration completed
detection section




UTAG mode selection signal section



Notes

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1NR-LV4QN88	Rev 2.0
Date:	Monday, April 24, 2023	Sheet 2 of 6

**Notes:**








1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.








Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-LV4QN88P	2.0
	Date: Monday, April 24, 2023	Sheet 3 of 6

GW1NR-UV4MG81P



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.










Notes:

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-UV4QN88	2.0
Date:	Monday, April 24, 2023	Sheet 5 of 6

**Notes:**

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-UV4QN88P	2.0
Date:	Monday, April 24, 2023	Sheet 6 of 6