GW1N-LV2QN88





Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV2QN88	Rev: 2.0
Date: Wednesday, April 26, 2023	Sheet 1 of 5	

GW1N-LV4QN88















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	Gowin FPGA-AOTOMOTIVE Minimum System Diagram	
Size B	Document Number GW1N-LV4QN88	Rev 2.0
Date: Wednesday, April 26, 2023	Sheet 2 of 5	

GW1NZ-LV1QN48

















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size: A4	Document Number: GW1NZ-LV1QN48	Rev: 2.0
Date: Wednesday, April 26, 2023	Sheet 3 of 5	

GW2A-LV18PG256



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.External Flash memory is used to store downloaded programs.
  For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size: A3	Document Number: GW2A-LV18PG256	Rev: 2.0
Date: Wednesday, April 26, 2023	Sheet 4 of 5	

GW2A-LV18QN88













Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.External Flash memory is used to store downloaded programs.
  For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size: A3	Document Number: GW2A-LV18QN88	Rev: 2.0
Date: Wednesday, April 26, 2023	Sheet 5 of 5	