





GW1NS-LV4CCS49










Notes:

- F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4CCS49	2.0
Date:	Tuesday, April 25, 2023	Sheet 1 of 6

GW1NS-LV4CMG64









Notes:

1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4CMG64	2.0
Date:	Tuesday, April 25, 2023	Sheet 2 of 6

GW1NS-LV4CQN48




Notes:

1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.




Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4CQN48	2.0
Date:	Tuesday, April 25, 2023	Sheet 3 of 6

GW1NS-LV4CS49










Notes:

- F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4CS49	2.0
Date:	Tuesday, April 25, 2023	Sheet 4 of 6

GW1NS-LV4MG64









Notes:

1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4MG64	2.0
Date:	Tuesday, April 25, 2023	Sheet 5 of 6

GW1NS-LV4QN48



Notes:

1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4QN48	2.0
Date:	Tuesday, April 25, 2023	Sheet 6 of 6