



GW1N-LV4CS72



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.




Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number GW1N-LV4LQ100
B	Rev 2.0

Date: Thursday, April 20, 2023

Sheet 2 of 22









Notes:

1. F_CLK signal is an external input clock signal.







It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.



Title: GOWIN Minimum System Diagram
Size: B Document Number: GW1N-LV4LQ144


Rev 2.0



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4MG132X	2.0
Date:	Thursday, April 20, 2023	Sheet 4 of 22









Notes:

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.




2. It is recommended that add an ESD protection chip to the JTAG download circuit.









*JTAG download section

Notes:

1. F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.



RECONFIG_N \llcorner R51 4.7K \llcorner VCCO3
*Configuration reset section









Notes:

1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GW1N Minimum System Diagram	
Size	Document Number
B	GW1N-LV4PG256M
Rev	2.0
Date:	Thursday, April 20, 2023
Sheet	7 of 22

GW1N-LV4QN32

5 4 3 2 1



Notes:

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.




Title	
GOWIN Minimum System Diagram	
Size	Document Number
A4	GW1N-LV4QN32

Date: Thursday, April 20, 2023

Rev 2.0


Sheet 8 of 22

GW1N-LV4QN48



1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size A4	Document Number GW1N-LV4QN48
Rev 2.0	
Date: Thursday, April 20, 2023	Sheet 9 of 22

**Notes:**

1. F_CLK signal is an external input clock signal.


It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-LV4QN88

Rev 2.0


Date: Thursday, April 20, 2023 Sheet 10 of 22

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


Title	
GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV4UG169
Rev 2.0	

GW1N-UV4CS72



Notes:








1. F_CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV4LQ100
	Rev 2.0

Date: Thursday, April 20, 2023 Sheet 13 of 22




**Notes:**




1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4MG132X	2.0

Date: Thursday, April 20, 2023

Sheet 15 of 22






RECONFIG_N ⇐ R112 4.7K ⇐ VCCO3
*Configuration reset section




READY ⇐ R113 4.7K ⇐ VCCO3
*Configurable detection section

JTAGSEL_N ⇐ R117 1K ⇐|||
JTAG mode selection signal section












Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4PG256	2.0

Date: Wednesday, May 24, 2023 Sheet 17 of 22

**Notes:**

- F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram


Size: B Document Number: GW1N-UV4PG256M

Rev: 2.0

Date: Thursday, April 20, 2023

Sheet: 18 of 22

GW1N-UV4QN32



Notes:

1. F_{CLK} signal is an external input clock signal.
It is recommended that F_{CLK} signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title
GOWIN Minimum System Diagram



Size A4 Document Number
GW1N-UV4QN32

Rev 2.0

Date: Thursday, April 20, 2023

Sheet 19 of 22

GW1N-UV4QN48





Notes:

1. F CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.


2. It is recommended that add an ESD protection chip to the JTAG download circuit.



**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram	
Size	Document Number	Rev	
B	GW1N-UV4QN88	2.0	
Date:	Thursday, April 20, 2023	Sheet	21 of 22

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV4UG169
Rev 2.0	