










Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.




Title				
GOWIN Minimum System Diagram				
Size B	Document Number GW1NR-LV1EQ144G			Rev 2.0
Date:	Sunday, April 23, 2023	Sheet	1 of 5	









Notes:

- F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.







Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title				
GOWIN Minimum System Diagram				
Size B	Document Number GW1NR-LV1LQ100G			Rev 2.0
Date:	Sunday, April 23, 2023	Sheet	3	of 5

GW1NR-LV1QN32X







Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NR-LV1QN32X	2.0
Date:	Sunday, April 23, 2023	Sheet 4 of 5

GW1NR-LV1QN48X



Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.