







GW1N-LV9CM64




Notes:

1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.









Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-LV9CM64	2.0
Date:	Friday, April 21, 2023	Sheet 1 of 32



Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.







Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9CS81M	2.0
Date:	Friday, April 21, 2023	Sheet 2 of 32




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.







Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-LV9EQ144	Rev 2.0
Date: Friday, April 21, 2023	Sheet 3	of 32










Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.



- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.









Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9LQ100	2.0
Date:	Friday, April 21, 2023	Sheet 5 of 32




Notes:
 1.F CLK signal is an external input clock signal.
 It is recommended that F_CLK signal be provided through an active oscillator crystal.
 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-LV9LQ144	Rev 2.0
Date: Friday, April 21, 2023	Sheet 6	of 32






Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.




Notes:




- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9MG100T	2.0
Date:	Friday, April 21, 2023	Sheet 9 of 32



Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.













Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9MG196	2.0
Date:	Friday, April 21, 2023	Sheet 11 of 32

5
GW1N-LV9PG256










Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title				
GOWIN Minimum System Diagram				
Size B	Document Number GW1N-LV9PG256			Rev 2.0
Date:	Friday, April 21, 2023	Sheet	12 of 32	









Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

GW1N-LV9QN48F









Notes:

1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.


2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-LV9QN48F	2.0
Date:	Friday, April 21, 2023	Sheet 14 of 32



Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-LV9QN88	Rev 2.0
Date: Friday, April 21, 2023	Sheet 15	of 32



Notes:


- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9UG169	2.0
Date:	Friday, April 21, 2023	Sheet 16 of 32




- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9UG256	2.0
Date:	Friday, April 21, 2023	Sheet 17 of 32









Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title				
GOWIN Minimum System Diagram				
Size B	Document Number GW1N-LV9UG332			Rev 2.0
Date:	Friday, April 21, 2023		Sheet	18 of 32

GW1N-UV9CM64











Notes:

1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-UV9CM64	2.0
Date:	Friday, April 21, 2023	Sheet 19 of 32



Notes:







- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV9EQ144	Rev 2.0
Date: Friday, April 21, 2023	Sheet 20	of 32




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.









Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV9LQ100	Rev 2.0
Date: Friday, April 21, 2023	Sheet 22	of 32




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV9LQ144	Rev 2.0
Date: Friday, April 21, 2023	Sheet 23	of 32



Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.







Notes:


1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV9PG256	2.0
Date:	Friday, April 21, 2023	Sheet 27 of 32

5 4 3 2 1










A



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title			
GOWIN Minimum System Diagram			
Size B	Document Number GW1N-UV9UG169		Rev 2.0
Date:	Friday, April 21, 2023	Sheet	30 of 32



Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV9UG256	2.0
Date:	Friday, April 21, 2023	Sheet 31 of 32



- Notes:
- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV9UG332	Rev 2.0
Date: Friday, April 21, 2023	Sheet 32 of 32	