









GW1N-LV4CS72



Notes:

1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title
GOWIN Minimum System Diagram


Size
A4

Document Number
GW1N-LV4CS72

Rev
2.0







Date: Thursday, April 20, 2023

Sheet 1 of 22











Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.




Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4LQ100	2.0
Date:	Thursday, April 20, 2023	Sheet 2 of 22



Notes:
1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-LV4LQ144	Rev 2.0
Date:	Thursday, April 20, 2023	Sheet 3 of 22




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4MG132X	2.0
Date:	Thursday, April 20, 2023	Sheet 4 of 22

















Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4PG256	2.0
Date:	Thursday, April 20, 2023	Sheet 6 of 22



Notes:







1.F CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4PG256M	2.0
Date:	Thursday, April 20, 2023	Sheet 7 of 22

GW1N-LV4QN32



Notes:








1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-LV4QN32	2.0
Date:	Thursday, April 20, 2023	Sheet 8 of 22

GW1N-LV4QN48




Notes:

1.F_CLK signal is an external input clock signal.






It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-LV4QN48	2.0
Date:	Thursday, April 20, 2023	Sheet 9 of 22



- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4QN88	2.0
Date:	Thursday, April 20, 2023	Sheet 10 of 22




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title			
GOWIN Minimum System Diagram			
Size B	Document Number GW1N-LV4UG169		Rev 2.0
Date:	Thursday, April 20, 2023	Sheet	11 of 22

GW1N-UV4CS72









Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.











Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.




Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4LQ100	2.0
Date:	Thursday, April 20, 2023	Sheet 13 of 22



Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV4LQ144	Rev 2.0
Date:	Thursday, April 20, 2023	Sheet 14 of 22




Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4MG132X	2.0
Date:	Thursday, April 20, 2023	Sheet 15 of 22
















Notes:
1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4PG256	2.0
Date:	Thursday, April 20, 2023	Sheet 17 of 22









Notes:

- 1.F CLK signal is an external input clock signal.
If it is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV4PG256M	2.0
Date:	Thursday, April 20, 2023	Sheet 18 of 22

GW1N-UV4QN32



Notes:








1.F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-UV4QN32	2.0
Date:	Thursday, April 20, 2023	Sheet 19 of 22


GW1N-UV4QN48




Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1N-UV4QN48	2.0
Date:	Thursday, April 20, 2023	Sheet 20 of 22



- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title			
GOWIN Minimum System Diagram			
Size	Document Number	Rev	
B	GW1N-UV4QN88	2.0	
Date:	Thursday, April 20, 2023	Sheet	21 of 22



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title				
GOWIN Minimum System Diagram				
Size B	Document Number GW1N-UV4UG169			Rev 2.0
Date:	Thursday, April 20, 2023	Sheet	22	of 22