
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-Beta1
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GW-SW-047

Implementation : rev_1

# Written on Mon Sep 17 18:51:47 2018

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested     Requested     Clock        Clock                     Clock
Level     Clock                            Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------------
0 -       System                           150.0 MHz     6.667         system       system_clkgroup           0    
                                                                                                                   
0 -       GW_PLL|clkout_inferred_clock     298.3 MHz     3.352         inferred     Autoconstr_clkgroup_0     37   
===================================================================================================================


Clock Load Summary
******************

                                 Clock     Source                               Clock Pin       Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                                  Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------
System                           0         -                                    -               -                 -            
                                                                                                                               
GW_PLL|clkout_inferred_clock     37        GW_PLL_inst.pll_inst.CLKOUT(PLL)     Din[7:0].C      -                 -            
===============================================================================================================================
