

## Gowin RiscV AE250

## **User Guide**

IPUG528-1.1E, 01/21/2020

#### Copyright© 2020 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### Disclaimer

GOWINSEMI®, LittleBee®, Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at www.gowinsemi.com.cn. GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

#### **Revision History**

Date	Version	Description
01/23/2019	1.0E	Initial version published.
		The number of UART, SPI, IIC, PIT increased;
01/21/2020	1.1E	<ul> <li>Enable AHB and APB interfaces;</li> </ul>
		C BIN file prestorage added;
		ACE and AXI removed;
		<ul> <li>The configuration options in chapter 5 updated;</li> </ul>
		Figures and tables in chapter 4 to chapter 23 updated;
		IP name updated.

## **Contents**

Content	si	
List of F	iguresxvii	
List of T	ablesxx	
1 About	This Guide1	
1.2 S 1.3 R 1.4 A	urpose	•
2 Overv	ew3	,
3 Featur	es and Performance4	
3.2 R	eatures	
4 CPU C	ore Overview6	,
4.2 B 4.3 M 4.4 P 4.5 D	25(F) Processor Features 6 ock Diagram 8 ajor Components 8 peline Stages and Activities 9 esign Hierarchy 10 AHB Platform 10	;
5 Proce	ssor Configuration Options12	
5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6	PU Core Configuration       12         ISA       13         Privilege Architecture       13         Bus Interface       15         Micro Architecture       15         Trace Interface       16         Device Regions       16         Write-through Regions       17	

	5.2 Local Memory Configuration	17
	5.2.1 Instruction Local Memory	17
	5.2.2 Data Local Memory (DLM)	18
	5.2.3 Slave Port	18
	5.3 Cache Configuration	19
	5.3.1 Cache	19
	5.3.2 Instruction Cache	19
	5.3.3 Data Cache	19
	5.4 Debug Configuration	20
	5.4.1 Debug Support	20
	5.4.2 DEBUG_VEC	20
	5.4.3 Number of Trigger	20
	5.4.4 Program Buffer Size	20
	5.4.5 System Bus Access Support	21
6	Signals Description	22
	6.1 General Signals	22
	6.2 Interrupt Signals	22
	6.3 Debug Signals	23
	6.4 Trace Signals	23
	6.5 AHB Interface Signals	23
	6.6 Instruction Local Memory Interface Signals	24
	6.7 Data Local Memory Interface Signals	25
	6.8 Instruction Cache Interface Signals	27
	6.9 Data Cache Interface Signals	29
	6.10 AHB Slave Port Signals	32
	6.11 BTB Interface Signals	32
7	Reset and Clocking Scheme	34
	7.1 Reset	34
	7.2 Clock Domains	34
8	Instruction Set Overview	36
	8.1 Introduction	36
	8.2 Integer Registers	
	8.3 Atomic Instructions	
	8.3.1 Load-Reserved/Store-Conditional Instruction	37
	8.3.2 Atomic Memory Operation Instruction	
	8.4 Misaligned Memory Access	
	8.4.1 Limitation	
	8.5 Floating Point ISA Extension	37
	8.5.1 FPU Features	37
o.	Physical Memory Attributes	20
IJ	୮	วฮ

9.1 Introduction	39
9.2 Device Regions	40
9.3 Write-through Regions	40
10 Local Memory	41
10.1 Introduction	41
10.2 Local Memory Spaces	41
10.3 Local Memory Address Range	42
10.4 Local Memory Usage Constraints	43
10.5 Local Memory Interface	43
11 Local Memory Slave Port	45
11.1 Introduction	45
11.2 Latency of Transfer	45
11.3 Basic Transfer	46
11.4 Burst Transfer	46
11.5 Support for Soft Error Protection	47
11.6 Local Memory Slave Port Operation under WFI Mode	48
12 Caches	49
12.1 Introduction	49
12.2 Cache Access Latency	50
12.3 I-Cache Fill Operation	50
12.4 D-Cache Fill Operations	51
12.5 D-Cache Eviction Operations	51
12.6 FENCE/FENCE.I Operations	51
13 Bus Interface Unit	52
13.1 Introduction	52
13.2 BIU Block Diagram	52
13.3 Supported Transaction Types	53
13.4 Atomic Operations	53
13.5 Low Latency AHB Access Mode	53
14 Trap	54
14.1 Introduction	54
14.2 Interrupt	54
14.3 Exception	55
14.4 Trap Handling	55
15 Reset and Non-Maskable Interrupts	57
15.1 Reset	57
15.2 Non-Maskable Interrupts	57
16 Power Management	58

16.1 Wait-For-Interrupt Mode	58
17 Memory Subsystem Error Protection	59
17.1 Introduction	59
17.1.1 Memory Subsystem Error Protection Scheme	59
17.1.2 Error Protected Memory Subsystem	59
17.1.3 Read-Modify-Write Operations	60
17.2 Parity/ECC Control Mode and Access types	60
17.2.1 Parity/ECC Checking Disabled	60
17.2.2 Generating Exceptions on Uncorrectable Parity/ECC Errors	60
17.2.3 Generating Exceptions on Parity/ECC Errors	
17.2.4 Error Handling in Caches	61
17.2.5 Error Handling in ILM and DLM	62
17.2.6 Behavior of Parity/ECC-Supported Local Memory Accesses	62
18 Control and Status Registers	64
18.1 Introduction	64
18.1.1 System Register Type	64
18.1.2 Reset Value	64
18.1.3 CSR Listing	64
18.2 Machine Information Registers	68
18.2.1 Machine Vendor ID Register	68
18.2.2 Machine Architecture ID Register	69
18.2.3 Machine Implementation ID Register	69
18.2.4 Hart ID Register	69
18.3 Machine Trap Related CSRs	70
18.3.1 Machine Status	70
18.3.2 Machine ISA Register	72
18.3.3 Machine Interrupt Enable	74
18.3.4 Machine Interrupt Pending	76
18.3.5 Machine Trap Vector Base Address	78
18.3.6 Machine Exception Program Counter	79
18.3.7 Machine Cause Register	79
18.3.8 Machine Trap Value	81
18.3.9 Machine Scratch Register	81
18.3.10 Machine Extended Status	82
18.3.11 Machine Detailed Trap Cause	82
18.4 Counter Related CSRs	83
18.4.1 Machine Cycle Counter	83
18.4.2 Machine Instruction-Retired Counter	84
18.4.3 Machine Performance Monitoring Counter	84
18.4.4 Machine Performance Monitoring Event Selector	84
18.4.5 Machine Counter Enable	88
18 4 6 Machine Counter Write Enable	89

18.4.7 Machine Counter Interrupt Enable	89
18.4.8 Machine Counter Mask for Machine Mode	90
18.4.9 Machine Counter Mask for Supervisor Mode	90
18.4.10 Machine Counter Mask for User Mode	90
18.4.11 Machine Counter Overflow Status	91
18.5 Configuration Control & Status Registers	91
18.5.1 Instruction Cache/Memory Configuration Register	91
18.5.2 Data Cache/Memory Configuration Register	94
18.5.3 Misc. Configuration Register	97
18.6 Trigger Registers	100
18.6.1 Trigger Select	100
18.6.2 Trigger Data 1	101
18.6.3 Trigger Data 2	102
18.6.4 Trigger Data 3	102
18.6.5 Trigger Info	103
18.6.6 Trigger Contorl	103
18.6.7 Machine Context	104
18.6.8 Match Control	104
18.6.9 Instruction Count	106
18.6.10 Interrupt Trigger	107
18.6.11 Exception Trigger	108
18.7 Debug and Trigger Registers	109
18.7.1 Debug Control and Status Register	109
18.7.2 Debug Program Counter	112
18.7.3 Debug Scratch Register 0	113
18.7.4 Debug Scratch Register 1	113
18.7.5 Exception Redirection Register	113
18.7.6 Debug Detailed Cause	116
18.8 Memory and Miscellaneous Registers	118
18.8.1 Instruction Local Memory Base Register	118
18.8.2 Data Local Memory Base Register	119
18.8.3 ECC Code Register	120
18.8.4 NMI Vector Base Address Register	121
18.8.5 Performance Throttling Control Register	122
18.8.6 Cache Control Register	122
18.8.7 Machine Miscellaneous Control Register	125
18.8.8 Machine CCTL Begin Address	127
18.8.9 Machine CCTL Command	128
18.8.10 Machine CCTL Data	129
18.8.11 User CCTL Begin Address	130
18.8.12 User CCTL Command	131
18.9 Hardware Stack Protection and Recording Registers	
18.9.1 Machine Hardware Stack Protection Control	132
18.9.2 Machine SP Bound Register	134

1	18.9.3 Machine SP Base Register	. 134
1	18.10 CoDense Registers	135
1	18.10.1 Instruction Table Base Address Register	135
1	18.11 Physical Memory Protection Unit Configuration & Address Registers	. 136
1	18.11.1 PMP Configuration Registers	. 136
1	I8.11.2 PMP Address Register	. 138
19 Ir	nstruction Latency	140
1	19.1 ALU Instructions	. 140
	19.2 Load Instructions	
1	19.3 Multiply Instructions	141
1	19.4 Divide and Remainder Instructions	141
	19.5 Branch and Jump Instruction	
1	19.6 Trap Return Instruction	. 142
20 A	E250 AHB Platform	143
	20.1 I/O Signal	
	20.2 AE250 Memory Map	
	20.3 Interrupt Assignment	
	20.4 Functional Description	
	20.4.1 ATCBMC200 – AHB Bus Matrix	
	20.4.2 ATCAPBBRG100 – AHB-to-APB Bridge	
	20.4.3 ATCUART100 – UART Controller	
	20.4.4 ATCSPI200 – SPI Controller	
2	20.4.5 ATCIIC100 – I2C Controller	150
	20.4.6 ATCWDT200 – Watchdog Timer	
	20.4.7 ATCRTC100 – Real-Time Clock	
	20.4.8 ATCPIT100 – PIT Controller	
	20.4.9 ATCGPIO100 – GPIO Controller	
	20.4.10 ATCRAMBRG200 – RAM Bridge	
	20.4.11 ATCDMAC100 – DMA Controller	
	20.5 System Management Unit	
	20.5.1 Summary of Registers	
	20.5.2 SYSTEM ID & Revision Register (SYSTEMVER) (0x00)	
	20.5.3 Wake-up and Reset Status Register (WRSR) (0x10)	
	20.5.4 SMU Command Register (SMUCR) (0x14)	
	20.5.5 Wake-up and Reset Mask Register (WRMASK) (0x1c)	
	20.5.6 Clock Enable Register (CER) (0x20)	
	20.5.7 Clock Ratio Register (CRR) (0x24)	
	20.5.8 Scratch Pad Register (SCRATCH) (0x40)	
2	20.5.9 Reset Vector (RESET_VECTOR) (0x50)	. 160
21 P	latform-Level Interrupt Controller (PLIC)	161
2	P1.1 Introduction	161

IPUG528-1.1E

	21.2 Support for Preemptive Priority Interrupt	162
	21.2.1 Interrupt Claims with Preemptive Priority	163
	21.2.2 Interrupt Completion with Preemptive Priority	163
	21.3 Vectored Interrupts	163
	21.3.1 Vector Mode Protocol	164
	21.4 PLIC Configuration Options	165
	21.4.1 Number of Interrupts	165
	21.4.2 Number of Targets	165
	21.4.3 Maximum Interrupt Priority	165
	21.4.4 Edge Trigger	165
	21.4.5 Asynchronous Interrupt Source	166
	21.4.6 Address Width of PLIC Bus Interface	166
	21.4.7 Data Width of PLIC Bus Interface	166
	21.4.8 Support For Vectored PLIC Extension	166
	21.4.9 Bus Type of PLIC	166
	21.5 PLIC Registers	166
	21.5.1 Memory Map	166
	21.5.2 Feature Enable Register	167
	21.5.3 Interrupt Source Priority	168
	21.5.4 Interrupt Pending	168
	21.5.5 Interrupt Trigger Type	169
	21.5.6 Number of Interrupt and Target Configuration Register	169
	21.5.7 Version & Maximum Priority Configuration Register	170
	21.5.8 Interrupt Enable Bits for Target m	170
	21.5.9 Priority Threshold for Target m	170
	21.5.10 Claim and Complete Register for Target m	171
	21.5.11 Preempted Priority Stack Registers for Target m	171
	21.6 Interrupt Latency	172
	21.7 Interface Signals	173
22	2 Machine Timer	175
	22.4 Introduction	475
	22.1 Introduction	
	22.2 Machine Timer Registers	
	22.3 Interface Signals	177
23	3 Debug Subsystem	179
	23.1 Overview	179
	23.2 Integration Requirements	180
	23.3 Debug Subsystem Configuration Options	181
	23.4 NCEPLDM200	181
	23.4.1 Abstract Data 0–3 (data0–3)	182
	23.4.2 Debug Module Control (dmcontrol)	182
	23.4.3 Debug Module Status (dmstatus)	183
	23.4.4 Hart Info (hartinfo)	185

	23.4.5 Halt Summary (haltsum)	186
	23.4.6 Hart Array Window Select (hawindowsel)	186
	23.4.7 Hart Array Window (hawindow)	186
	23.4.8 Abstract Control and Status (abstractcs)	187
	23.4.9 Abstract Command	187
	23.4.10 Abstract Command Autoexec (abstractauto)	190
	23.4.11 Device Tree Addr 0–3 (devtreeaddr0–3)	191
	23.4.12 Program Buffer 0–15 (progbuf0–15)	191
	23.4.13 Authentication Data (authdata)	191
	23.4.14 System Bus Access Control and Status (sbcs)	191
	23.4.15 System Bus Address (sbaddress0–2)	194
	23.4.16 System Bus Data (sbdata0-3)	194
	23.4.17 Interface Signals	194
	23.4.18 Non-polling access to Debug Module	197
	23.5 NCEJDTM200	197
	23.5.1 Interface Signal	198
	23.5.2 BYPASS	198
	23.5.3 IDCODE	198
	23.5.4 DTM Control and Status (dtmcs)	199
	23.5.5 Debug Module Interface Access (dmi)	199
24	4 ATCWDT200	201
24	*A1CWD1200	201
	24.1 Introduction	201
	24.1.1 Features	201
	24.1.2 Block Diagram	201
	24.1.3 Function Description	202
	24.2 Signal Description	203
	24.3 Programming Model	204
	24.3.1 Summary of Registers	204
	24.3.2 Register Description	204
	24.3.3 ID and Revision Register (0x00)	204
	24.3.4 Control Register (0x10)	205
	24.3.5 Restart Register (0x14)	206
	24.3.6 Write Enable Register (0x18)	207
	24.3.7 Status Register (0x1C)	207
	24.4 Hardware Configuration Options	207
	24.4.1 Magic Number for Write Protection	207
	24.4.2 Magic Number for Restarting the Watchdog Timer	208
	24.4.3 Duration of Watchdog Interrupt Timer Interval	208
	24.5 Programming Sequence	208
	24.5.1 Setup and Enable the Watchdog Timer:	208
	24.5.2 Restart the Watchdog Timer	208
	24.5.3 Disable the Watchdog Timer	209
25	5 ATCRTC100	240
ZJ	<i>,</i>	∠ I U

	25.1 Introduction	. 210
	25.1.1 Description	. 210
	25.1.2 Features	. 210
	25.1.3 Block Diagram	. 210
	25.2 Signal Description	. 211
	25.3 Programming Model	. 212
	25.3.1 Summary of Registers	. 212
	25.3.2 Register Description	. 213
	25.3.3 ID and Revision Register (0x00)	. 213
	25.3.4 Counter Register (0x10)	. 213
	25.3.5 Alarm Register (0x14)	. 214
	25.3.6 Control Register (0x18)	. 214
	25.3.7 Status Register (0x1C)	. 215
	25.3.8 Digital Trimming Register (0x20)	. 216
	25.4 Hardware Configuration Options	. 217
	25.4.1 Day Counter Bits	. 217
	25.4.2 Half-second Interrupt Support	. 218
	25.5 Programming Sequence	. 218
	25.5.1 Adjust Time and Interrupts on the Hour	. 218
	25.5.2 Trigger an Alarm Interrupt at a Specific Time	. 218
	25.5.3 Trigger an Alarm Wakeup Signal at a Specific Time	. 218
	25.5.4 Hardware Digital Trimming	. 218
	25.5.5 Determining Trimming Value by Measuring Frequency	. 220
	25.5.6 Determining Trimming Value by Observing Time Deviation	. 220
	25.5.7 Trimming Capabilities	. 221
26	ATCPIT100	222
20	ATCFIT 100	223
	26.1 Introduction	. 223
	26.1.1 Features	. 223
	26.1.2 Block Diagram	. 223
	26.1.3 Function Description	. 224
	26.2 Signal Description	. 224
	26.3 Programming Model	. 225
	26.3.1 Summary of Registers	. 225
	26.3.2 Register Description	. 226
	26.3.3 ID and Revision Register (0x00)	. 226
	26.3.4 Configuration Register (0x10)	. 227
	26.3.5 Interrupt Enable Register (0x14)	. 228
	26.3.6 Interrupt Status Register (0x18)	. 229
	26.3.7 Channel Enable Register (0x1C)	. 230
	26.3.8 Chn Control Register (0x20 + n * 0x10)	. 231
	26.3.9 Chn Reload Register (0x24 + n * 0x10)	. 232
	26.3.10 Chn Counter Register (0x28 + n * 0x10)	. 233
	26.4 Hardware Configuration Options	. 234

26.4.1 Number of PIT Channels	234
26.5 Programming Sequence	234
26.5.1 Generate 2 Periodic Interrupts with Channel 0	234
26.5.2 Generate 2 Aligned PWM Output	235
26.5.3 Changing the PIT Modes	235
27 ATCBUSDEC200	236
27.1 Introduction	236
27.1.1 Features	236
27.1.2 Block Diagram	236
27.1.3 Interconnect Logic	237
27.1.4 Internal Slave	237
27.1.5 Default Slave	237
27.2 Signal Description	238
27.3 Programming Model	239
27.3.1 Summary of Registers	239
27.3.2 Register Description	239
27.3.3 ID and Revision Register	240
27.3.4 Base/Size Register	240
27.4 Hardware Configuration Options	241
27.4.1 AHB-Lite Bus Address Width	241
27.4.2 AHB-Lite Address Decode Width	241
27.4.3 AHB-Lite Bus Data Width	242
27.4.4 AHB-Lite Slave Ports	242
27.4.5 AHB-Lite Slave Size	242
27.4.6 AHB-Lite Slave Base Address Offset	243
27.4.7 AHB-Lite Default Slave Error Response	243
27.5 Integration Guideline	243
27.6 Access Latencies	244
28 ATCBMC200	245
28.1 Introduction	245
28.1.1 Features	245
28.1.2 Block Diagram	245
28.1.3 Function Description	246
28.1.4 MST Commander	246
28.1.5 SLV Commander	246
28.1.6 Bus Matrix	246
28.1.7 AHB Slave Grouping	247
28.2 Signal Description	247
28.3 Programming Model	250
28.3.1 Summary of Registers	250
28.3.2 Register Description	251
28.3.3 ID and Revision Register (0x00)	251

28.3.4 Priority Register (0x10)	251
28.3.5 Control Register (0x14)	252
28.3.6 Interrupt Status Register (0x18)	253
28.3.7 Base/Size Register of AHB Slave 1–10 (0x20–0x44)	255
28.3.8 Base/Size Register of AHB Slave 11–15 (0x48–0x58)	256
28.4 Hardware Configuration Options	257
28.4.1 Address Width	257
28.4.2 Number of AHB Master Ports	257
28.4.3 Number of AHB Slave Ports	257
28.4.4 Master and Slave Ports Connectivity	257
28.4.5 Slave Base Address	258
28.4.6 Slave Size	258
29 ATCAPBBRG100	260
29.1 Introduction	260
29.1.1 Features	
29.1.2 Block Diagram	
29.1.3 Function Description	
29.2 Signal Description	
29.2.1 Clock Enable Signal	
29.3 Programming Model	
29.3.1 Summary of Registers	
29.3.2 Register Description	265
29.3.3 ID and Revision Register (0x00)	265
29.3.4 Control Register (0x14)	265
29.3.5 Base/Size Register of Slave 1~n (0x20 + (n-1) * 0x4)	266
29.4 Hardware Configuration Options	268
29.4.1 Address Width	268
29.4.2 Address Decode Width	268
29.4.3 APB Slave Ports	269
29.4.4 APB Slave Size	269
29.4.5 APB Slave Base Address Offset	269
29.5 Access Latencies	269
30 ATCAPBDEC100	271
30.1 Introduction	271
30.1.1 Features	271
30.1.2 Block Diagram	271
30.1.3 Function Description	272
30.2 Signal Description	272
30.3 Programming Model	274
30.3.1 Summary of Registers	274
30.3.2 Register Description	
30.3.3 ID and Revision Register (0x00)	274

	30.3.4 Base/Size Register of Slave 1~ n (0x20 + (n-1) * 0x4)	274
	30.4 Hardware Configuration Options	276
	30.4.1 Hardware Configuration Options	276
	30.4.2 Address Decode Width	276
	30.4.3 APB Slave Ports	277
	30.4.4 APB Slave Size	277
	30.4.5 APB Slave Base Address Offset	277
31	ATCDMAC100	278
	31.1 Introduction	278
	31.1.1 Features	278
	31.1.2 Block Diagram	278
	31.1.3 Function Description	279
	31.1.4 Channel Arbitration	280
	31.1.5 Hardware Handshaking	280
	31.1.6 Chain Transfer	281
	31.1.7 Data Order	282
	31.2 Signal Description	284
	31.3 Programming Model	286
	31.3.1 Register Summary	286
	31.3.2 Register Description	287
	31.3.3 ID and Revision Register (Offset 0x00)	287
	31.3.4 DMAC Configuration Register (Offset 0x10)	288
	31.3.5 DMAC Control Register (Offset 0x20)	289
	31.3.6 Interrupt Status Register (Offset 0x30)	289
	31.3.7 Channel Enable Register (Offset 0x34)	290
	31.3.8 Channel Abort Register (Offset 0x40)	290
	31.3.9 Channel n Control Register (Offset 0x44+n*0x14)	291
	31.3.10 Channel n Source Address Register (Offset 0x48+n*0x14)	294
	31.3.11 Channel n Destination Address Register (Offset 0x4C+n*0x14)	
	31.3.12 Channel n Transfer Size Register (Offset 0x50+n*0x14)	
	31.3.13 Channel n Linked List Pointer Register (Offset 0x54+n*0x14)	
	31.4 Hardware Configuration Options	295
	31.4.1 Number of DMA Channels	295
	31.4.2 FIFO Size	295
	31.4.3 DMA Request/Acknowledge Number	295
	31.4.4 DMA Request Synchronization Support	295
	31.4.5 Chain Transfer Support	295
	31.4.6 Address Width	
	31.5 Programming Sequence	
	31.5.1 Transfer without Chain Transfer	
	31.5.2 Chain Transfer	297
22	ATCGPIO100	300

	32.1 Introduction	300
	32.1.1 Description	300
	32.1.2 Features	300
	32.1.3 Block Diagram	300
	32.1.4 Function Description	301
	32.2 Signal Description	301
	32.3 Programming Model	302
	32.3.1 Summary of Registers	302
	32.3.2 Register Description	304
	32.3.3 ID and Revision Register (Offset 0x00)	304
	32.3.4 Configuration Register (Offset 0x10)	304
	32.3.5 Channel Data-In Register (Offset 0x20)	305
	32.3.6 Channel Data-Out Register (Offset 0x24)	305
	32.3.7 Channel Direction Register (Offset 0x28)	305
	32.3.8 Channel Data-Out Clear Register (Offset 0x2C)	305
	32.3.9 Channel Data-Out Set Register (Offset 0x30)	305
	32.3.10 Pull Enable Register (Offset 0x40)	305
	32.3.11 Pull Type Register (Offset 0x44)	306
	32.3.12 Interrupt Enable Register (Offset 0x50)	306
	32.3.13 Interrupt Mode Register (Offset 0x54, 0x58, 0x5C, 0x60):	306
	32.3.14 Channel Interrupt Status Register (Offset 0x64):	310
	32.4 Hardware Configuration Options	311
	32.4.1 GPIO Channel Number	311
	32.4.2 Pull Support	311
	32.4.3 Interrupt	311
	32.4.4 De-bounce	311
	32.5 Programming Sequence	311
	32.5.1 Output Channel Programming	311
	32.5.2 Input Channel Programming	311
	32.5.3 Basic Input Channel	312
	32.5.4 Input Channel with Additional Functions	312
22	ATCIIC100	212
33	ATCHC 100	313
	33.1 Introduction	313
	33.1.1 Features	313
	33.1.2 Block Diagram	
	33.1.3 I <sup>2</sup> C Master	314
	33.1.4 I <sup>2</sup> C Slave	314
	33.1.5 General Call Address	314
	33.1.6 Auto Clock Stretch	315
	33.1.7 Auto-ACK	315
	33.1.8 Timing Parameter Multiplier	315
	33.2 Signal Description	315
	33.3 Programming Model	316

	33.3.1 Summary of Registers	316
	33.3.2 ID and Revision Register	317
	33.3.3 Configuration Register	318
	33.3.4 Interrupt Enable Register	318
	33.3.5 Status Register	319
	33.3.6 Address Register	321
	33.3.7 Data Register	322
	33.3.8 Control Register	322
	33.3.9 Command Register	324
	33.3.10 Setup Register	324
	33.3.11 Timing Parameter Multiplier Register	327
	33.4 RTL Configuration	327
	33.4.1 Data FIFO Size	327
	33.5 Programming Sequence	327
	33.5.1 Timing Setup Guide	327
	33.5.2 Spike Suppression Width	328
	33.5.3 Data Setup Time	328
	33.5.4 Data Hold Time	329
	33.5.5 I <sup>2</sup> C-Bus Clock Frequency:	329
	33.5.6 Timing Parameter Multiplier	331
	33.5.7 Master Mode	332
	33.5.8 Data Transmit without DMA	332
	33.5.9 Data Receive without DMA	333
	33.5.10 Arbitration Lost in the Multi-Master Mode	335
	33.5.11 Slave Mode	335
	33.5.12 Data Transaction without DMA:	335
	33.5.13 Data transaction with DMA	336
34	ATCSPI200	<b>3</b> 38
04		
	34.1 Introduction	
	34.1.1 Features	
	34.1.2 Block Diagram	
	34.1.3 Master Mode	
	34.1.4 Slave Mode	
	34.1.5 Dual I/O Mode	
	34.1.6 Quad I/O Mode	
	34.2 Signal Description	
	34.3 Programming Model	
	34.3.1 Summary of Registers	
	34.3.2 Register Description	
	34.3.3 ID and Revision Register (0x00)	
	34.3.4 SPI Transfer Format Register (0x10)	
	34.3.5 SPI Direct IO Control Register (0x14)	
	34.3.6 SPI Transfer Control Register (0x20)	352

	34.3.7 SPI Command Register (0x24)	356
	34.3.8 SPI Address Register (0x28)	356
	34.3.9 SPI Data Register (0x2C)	356
	34.3.10 SPI Control Register (0x30)	358
	34.3.11 SPI Status Register (0x34)	359
	34.3.12 SPI Interrupt Enable Register (0x38)	360
	34.3.13 SPI Interrupt Status Register (0x3C)	361
	34.3.14 SPI Interface Timing Register (0x40)	361
	34.3.15 SPI Memory Access Control Register (0x50)	362
	34.3.16 SPI Slave Status Register (0x60)	364
	34.3.17 SPI Slave Data Count Register (0x64)	365
	34.3.18 Configuration Register (0x7C)	366
	34.4 Hardware Configuration Options	366
	34.4.1 Address Width	367
	34.4.2 Dual I/O Mode	367
	34.4.3 Quad I/O Mode	367
	34.4.4 TX FIFO Depth	367
	34.4.5 RX FIFO Depth	367
	34.4.6 Direct IO Control	367
	34.4.7 Memory-Mapped Access Support	368
	34.4.8 Slave Mode	368
	34.4.9 AHB Register Port	368
	34.4.10 Memory-Mapped AHB/EILM Read	368
	34.4.11 SPI Interface Timing Parameters	368
	34.5 Programming Sequence	369
	34.5.1 SPI Write with DMA	369
	34.5.2 SPI Read with DMA:	370
	34.5.3 Stopping SPI Activities Initiated by the Memory-Mapped Interface	371
	34.5.4 Receiving Data from SPI Masters	372
	34.5.5 Transmitting Data to SPI Masters	373
	34.6 Integration Guideline	375
	34.6.1 SCLK Frequency	376
	34.6.2 Time between the Edges of SPI CS to the First Edge of SCLK	376
	34.6.3 Clock Enable Signal	376
	34.6.4 Clock Gating Cell	377
	34.6.5 DFT Considerations	379
35	ATCUART100	381
	35.1 Introduction	381
	35.1.1 Features	381
	35.1.2 Block Diagram	381
	35.1.3 Transmitter	382
	35.1.4 Receiver	382
	35 1 5 Baud Rate Generator	383

35.1.6 Modem Controller	384
35.1.7 Loopback Mode	385
35.1.8 DMA Operation	386
35.2 Signal Description	386
35.3 Programming Model	388
35.3.1 Summary of Registers	388
35.3.2 ID and Revision Register (0x00)	389
35.3.3 Hardware Configure Register (0x10)	390
35.3.4 Over Sample Control Register (0x14)	390
35.3.5 Receiver Buffer Register (when DLAB = 0) (0x20)	390
35.3.6 Transmitter Holding Register (when DLAB = 0) (0x20)	391
35.3.7 Interrupt Enable Register (when DLAB = 0) (0x24)	391
35.3.8 Divisor Latch LSB (when DLAB = 1) (0x20)	392
35.3.9 Divisor Latch MSB (when DLAB = 1) (0x24)	392
35.3.10 Interrupt Identification Register (0x28)	393
35.3.11 FIFO Control Register (0x28)	395
35.3.12 Line Control Register (0x2C)	396
35.3.13 Modem Control Register (0x30)	397
35.3.14 Line Status Register (0x34)	398
35.3.15 Modem Status Register (0x38)	400
35.3.16 Scratch Register (0x3C)	401
35.4 Hardware Configuration Options	401
35.4.1 The Depth of FIFO	401
35.4.2 The Same Clock Source	401
35.5 Programming Sequence	401
35.5.1 UART Setup	401
35.5.2 Data Transfer without DMA	402
35.5.3 Data Transfer with DMA	402
35.5.4 Receiving Data	403
35.5.5 Data Receive without DMA	403
35.5.6 Data receive with DMA	403

IPUG528-1.1E xvi

# **List of Figures**

Figure 4-1 N25(F) Block Diagram	8
Figure 4-2 Pipeline Stages and Activities	9
Figure 4-3 Design Hierarchy	. 11
Figure 5-1 CPU Core Configuration GUI	.12
Figure 7-1 Suggested Design for Reset Synchronization	34
Figure 7-2 BUS_CLK_EN Waveform for N:1 (3:1) Clock Ratio	35
Figure 11-1 Single Access on the Local Memory Slave Port	46
Figure 11-2 Burst Read Access on the Local Memory Slave Port	47
Figure 11-3 Burst Write Access on the Local Memory Slave Port	47
Figure 11-4 Various Size Write Transfers with ECC	48
Figure 13-1 BIU Block Diagram	52
Figure 21-1 NCEPLIC100 Block Diagram	162
Figure 21-2 NCEPLIC100 Vector Mode Protocol	164
Figure 21-3 Minimum Interrupt Latency	. 173
Figure 22-1 NCEPLMT100 Block Diagram	176
Figure 23-1 Debug Subsystem Block Diagram	. 179
Figure 24-1 ATCWDT200 Block Diagram	202
Figure 24-2 Stages of the Watchdog Timer	202
Figure 25-1 ATCRTC100 Block Diagram	211
Figure 26-1 ATCPIT100 Block Diagram	223
Figure 26-2 PWM Example Waveform	235
Figure 27-1 ATCBUSDEC200 Block Diagram	237
Figure 27-2 Signal Diagram	. 238

IPUG528-1.1E

Figure 27-3 ATCBUSDEC200 Connection Example	244
Figure 28-1 ATCBMC200 Block Diagram	246
Figure 28-2 ATCBMC200 I/O Signals	248
Figure 29-1 ATCAPBBRG100 Block Diagram	261
Figure 29-2 ATCAPBBRG100 Logic Symbol	262
Figure 29-3 ATCAPBBRG100 Clock Enable Signal for 4:1 AHB-to-APB Clock Ratio	264
Figure 30-1 ATCAPBDEC100 Block Diagram	272
Figure 30-2 ATCAPBDEC100 Input/Output Signals	273
Figure 31-1 ATCDMAC100 Block Diagram	279
Figure 31-2 Example of DMA Data Transfers	280
Figure 31-3 Example of Hardware Handshaking	281
Figure 31-4 Linked List Structure for Chain Transfers	281
Figure 31-5 Data Order at the Destination when the Source Address Mode is the Increment Mod	e 283
Figure 31-6 Data Order at the Destination when the Source Address Mode is the Decrement Mode	
Figure 31-7 Data Order at the Destination when the Source Address Mode is the Fixed Mode	284
Figure 31-8 ATCDMAC100 Interfaces	284
Figure 32-1 ATCGPIO100 Block Diagram	301
Figure 32-2 ATCGPIO100 Pin Connection Diagram	301
Figure 33-1 ATCIIC100 Block Diagram	314
Figure 34-1 ATCSPI200 Block Diagram	339
Figure 34-2 SPI Transfer Format	340
Figure 34-3 Timing Diagram of Status-Reading Commands (MSB First, DataMerge=0)	341
Figure 34-4 Timing Diagram of Data-Reading Commands (MSB First, Merge Mode)	342
Figure 34-5 Timing Diagram of Data-Writing Commands (MSB First, Merge Mode)	342
Figure 34-6 Timing Diagram of Data-Reading Commands (MSB First, Data Length = 16 Bits)	343
Figure 34-7 Timing Diagram of Slave User-Defined Command (MSB First, Merge Mode, TransMale)	
Figure 34-8 SPI Dual I/O Transfer (3-byte address)	
rigure 54 0 01 1 Buar 1/0 Transier (5 byte address)	344

IPUG528-1.1E xviii

Figure 34-10 SCLK I/O Pad	376
Figure 34-11 Relation Between SCLK Domain and spi_clock Domain	376
Figure 34-12 ATCSPI200 Clock Enable Signal for 4:1 AHB-to-APB Clock Ratio	377
Figure 34-13 Clock Gating Logic for Simulation and Synthesis	378
Figure 34-14 Clock Gating Cell Diagram with Waveform	379
Figure 34-15 ATCSPI200 Design for ATPG Test	380
Figure 35-1 ATCUART100 Block Diagram	382
Figure 35-2 Relationship between MCR and MSR in the Loopback Mode	385

IPUG528-1.1E xix

## **List of Tables**

	Table 1-1 Abbreviations and Terminology	2
	Table 2-1 Gowin RiscV AE250	3
	Table 3-1 Gowin RiscV AE250 Resources Utilization	5
	Table 4-1 Major Components	8
	Table 5-1 Supported Combination of Privilege Modes	13
	Table 6-1 General Signals	22
	Table 6-2 Interrupt Signals	22
	Table 6-3 Debug Signals	23
	Table 6-4 Trace Signals	23
	Table 6-5 AHB Interface Signals	24
	Table 6-6 Instruction Local Memory Interface Signals	24
	Table 6-7 Instruction Local Memory Address Bit-Width	25
	Table 6-8 Instruction Local Memory Data Bit-Width	25
	Table 6-9 ILM Byte Write Enable Mapping	25
	Table 6-10 Data Local Memory Interface Signals	26
	Table 6-11 Data Local Memory Address Bit-Width	26
	Table 6-12 Data Local Memory Data Bit-Width	26
	Table 6-13 DLM Byte Write Enable Mapping	26
	Table 6-14 Instruction Cache Interface Signals	27
	Table 6-15 I-Cache Tag Address Bit-Width	27
	Table 6-16 I-Cache Tag Data Bit-Width	28
	Table 6-17 I-Cache Data Address Bit-Width	29
	Table 6-18 Data Cache Interface Signals	29
	Table 6-19 D-Cache Tag Address Bit-Width	30
	Table 6-20D-Cache Tag Data Bit-Width	30
	Table 6-21D-Cache Data Address Bit-Width	31
IPUC	G528-1.1E	XX

Table 6-22 D-Cache Data Bit-Width	31
Table 6-23 D-Cache Byte Write Enable Mapping	32
Table 6-24 AHB Slave Port Signals	32
Table 6-25 BTB Memory Interface Signals	33
Table 6-26 BTB RAM Address Bit-Width	33
Table 8-1 Integer Registers	36
Table 9-1 Normal Memory Attribute	39
Table 9-2 Memory Access Ordering	40
Table 10-1 Priorities for Instruction Fetches	42
Table 10-2 Priorities for Data Accesses	42
Table 10-3 Local Memory Address Range (for ILM and DLM)	43
Table 10-4 Possible AHB-Lite Transactions Used by Local Memory Interfaces	44
Table 10-5 Instruction Local Memory Protection Control Signal	44
Table 10-6 Data Local Memory Protection Control Signal	44
Table 11-1 Local Memory Slave Port Selection	45
Table 11-2 Local Memory Slave Port Transfer Latency	46
Table 12-1 Configuration Choices for the Instruction Cache	49
Table 12-2 Configuration Choices for the Data Cache	49
Table 12-3 Access Latency of the Instruction Cache	50
Table 12-4 Access Latency of the Data Cache	50
Table 12-5 Effects of FENCE/FENCE.I Instructions	51
Table 13-1 AHB Transactions Used by BIU	53
Table 17-1 Handling Correctable Errors in Caches	62
Table 17-2 Handling Uncorrectable Errors in Caches	62
Table 17-3 Local Memory Parity/ECC Error Handling	62
Table 17-4 Parity/ECC Behavior for Local Memory Operations	63
Table 17-5 Types of Parity/ECC Error Exception	63
Table 18-1 Machine Information Registers	64
Table 18-2 Machine Trap Related Registers	65
Table 18-3 Counter Related Registers	65
Table 18-4 Configuration Control & Status Registers	66
Table 18-5 Trigger Registers	66

Table 18-6 Debug Registers	66
Table 18-7 Memory and Miscellaneous Registers	67
Table 18-8 Hardware Stack Protection and Recording Registers	67
Table 18-9 CoDense Registers	67
Table 18-10 PMP Registers	68
Table 18-11 RISC-V Definition of the Extensions Field	73
Table 18-12 Possible Values of mcause After Trap	80
Table 18-13 Possible Values of mcause after Reset	80
Table 18-14 Possible Values of mcause after NMI	80
Table 18-15 Possible Values of mcause after Vector Interrupt	80
Table 18-16 Event Selectors	85
Table 18-17 Virtual Address in DPC upon Debug Mode Entry	113
Table 18-18 CCTL Command Definition	129
Table 18-19 CCTL Commands Using the mcctldata Register	130
Table 18-20 User CCTL Command Definition	132
Table 18-21 AE250 NAPOT range encoding in PMP address and configuration registers	139
Table 19-1 Load Instruction Latency	141
Table 19-2 Multiply Instruction Latency: Radix Multiplier	141
Table 19-3 Multiply Instruction Latency: Fast Multiplier	141
Table 20-1 I/O Signal	143
Table 20-2 AE250 Memory Map	146
Table 20-3 AE250 Interrupt Assignment	148
Table 20-4 PLIC Interrupt Source	148
Table 20-5 DMA Hardware Handshake ID	153
Table 20-6 SMU Register Summary	153
Table 21-1 PLIC Configuration Parameters	165
Table 21-2 AndeStar-V5 PLIC Memory Map	167
Table 21-3 Meaning of Trigger Type	169
Table 21-4 General Signals of NCEPLIC100	174
Table 21-5 AHB Interface Signals of NCEPLIC100	174
Table 22-1 NCEPLMT100 Memory Map	176

Table 22-3 AHB Interface Signals of NCEPLMT100	. 177
Table 23-1 System Memory Map of NCEPLDM200	. 181
Table 23-2 DMI Memory Map of NCEPLDM200	. 182
Table 23-3 Use of Data Registers in PLDM	. 188
Table 23-4 System Bus Address Register	. 194
Table 23-5 System Bus Data Register	. 194
Table 23-6 TAP Instruction NCEJDTM200	. 198
Table 24-1 Signal Description of ATCWDT200	203
Table 24-2 Summary of registers	204
Table 24-3 ID and Revision Register	205
Table 24-4 Control Register	205
Table 24-5 Restart Register	. 207
Table 24-6 Write Enable Register	. 207
Table 24-7 Status Register (0x1C)	207
Table 25-1 Signal Description of ATCRTC100	. 212
Table 25-2 Summary of Registers	. 213
Table 25-3 ID and Revision Register	. 213
Table 25-4 Counter Register	. 214
Table 25-5 Alarm Register	. 214
Table 25-6 Control Register	. 215
Table 25-7 Interrupt Status Register	. 216
Table 25-8 Digital Trimming Register	. 217
Table 25-9 Trimming Capabilities	. 222
Table 26-1 Effective Devices of Channel Modes	. 224
Table 26-2 Signal Description of ATCPIT100	. 225
Table 26-3 Summary of registers	. 226
Table 26-4 ID and Revision Register	. 227
Table 26-5 Configuration Register	. 227
Table 26-6 Interrupt Enable Register	. 228
Table 26-7 Interrupt Status Register	. 229
Table 26-8 Channel Enable Register	230
Table 26-9 Channel 0~3 Control Register (0x20 + n * 0x10)	. 231

Table 26-10 Reload Register for 32-bit Timer Mode (ChMode=1)	. 232
Table 26-11 Reload Register for 16-bit Timers Mode (ChMode=2)	. 232
Table 26-12 Reload Register for 8-bit Timers Mode (ChMode=3)	. 233
Table 26-13 Reload Register for PWM Mode (ChMode=4)	. 233
Table 26-14 Reload Register for Mixed PWM/16-bit Timer Mode (ChMode=6)	. 233
Table 26-15 Reload Register for Mixed PWM/8-bit Timers Mode (ChMode=7)	. 233
Table 27-1 ATCBUSDEC200 Signal Description	. 239
Table 27-2 Register Summary	. 239
Table 27-3 ID and Revision Register (0x00)	. 240
Table 27-4 Base/Size Register of Downstream Port 1~n (0x1c + n*0x4) in 24-bit Address Mode	. 240
Table 27-5 Base/Size Register of Downstream Port 1~n (0x1c + n*0x4) in 32-bit Address Mode	. 241
Table 27-6 ATCBUSDEC200 Access Latencies	. 244
Table 28-1 Programmability of Base Address and Size Registers for AHB Slave 1–15	. 247
Table 28-2 ATCBMC200 Signal Definition	. 249
Table 28-3 ATCBMC200 Register Summary	. 250
Table 28-4 ID and Revision Register	. 251
Table 28-5 Priority Register	. 252
Table 28-6 Control Register	. 252
Table 28-7 Interrupt Status Register	. 253
Table 28-8 Base/Size Register of AHB Slave 1–10 in 24-bit Mode	. 255
Table 28-9 Base/Size Register of AHB Slave 1–10 in 32-bit Mode	. 255
Table 28-10 Base/Size Register of AHB Slave 11–15 in 24-bit Mode	. 256
Table 28-11 Base/Size Register of AHB Slave 11–15 in 32-bit Mode	. 256
Table 28-12 Slave Sizes Encoding Table	. 259
Table 29-1 ATCAPBBRG100 Signal Definition	. 263
Table 29-2 ATCAPBBRG100 Register Summary	. 265
Table 29-3 ID and Revision Register	. 265
Table 29-4 Configuration Register	. 266
Table 29-5 Base/Size Register of Slave 1~n in 24-bit mode	. 267
Table 29-6 Base/Size Register of Slave 1~n in 32-bit mode	. 268
Table 29-7 ATCAPBBRG100 Access Latencies	. 270
Table 30-1 ATCAPRDEC100 Signal Definition	273

IPUG528-1.1E xxiv

Table 30-2 ATCAPBDEC100 Register Summary	274
Table 30-3 ID and Revision Register	274
Table 30-4 Base/Size Register of Slave 1~n in the 24-bit Mode	275
Table 30-5 Base/Size Register of Slave 1~n in the 32-bit Mode	276
Table 31-1 Format of Linked List Descriptor	282
Table 31-2 ATCDMAC100 Signal Definition	285
Table 31-3 ATCDMAC100 Register Summary	287
Table 31-4 ID and Revision Register	. 288
Table 31-5 DMAC Configuration Register	288
Table 31-6 DMAC Control Register	. 289
Table 31-7 Interrupt Status Register	289
Table 31-8 Channel Enable Register	290
Table 31-9 Channel Abort Register	290
Table 31-10 Channel n Control Register	. 291
Table 31-11 Channel n Source Address Register	294
Table 31-12 Channel n Destination Address Register	294
Table 31-13 Channel n Transfer Size Register	294
Table 31-14 Channel Linked List Pointer Register	295
Table 31-15 Register Setup Sample for Transfer without Chain Transfer	. 297
Table 31-16 Register Setup Sample for Transfer with Chain Transfer	299
Table 32-1 ATCGPIO100 Pin Description	302
Table 32-2 ATCGPIO100 Register Summary	303
Table 32-3 and Revision Register	304
Table 32-4 Configuration Register	304
Table 32-5 Channel Data-In Register	305
Table 32-6 Channel Data-Out Register	305
Table 32-7 Channel Direction Register	305
Table 32-8 Channel Data-Out Clear Register	305
Table 32-9 Channel Data-Out Set Register	305
Table 32-10 Pull Enable Register	306
Table 32-11 Pull Type Register	306
Table 32-12 Interrunt Enable Register	306

Table 32-13 Channel (0~7) Interrupt Mode Register (0x54)	307
Table 32-14 Channel (8~15) Interrupt Mode Register (0x58)	308
Table 32-15 Channel (16~23) Interrupt Mode Register (0x5C)	308
Table 32-16 Channel (24~31) Interrupt Mode Register (0x60)	309
Table 32-17 Channel Interrupt Status Register	310
Table 32-18 De-bounce Enable Register	310
Table 32-19 De-bounce Control Register	310
Table 33-1 ATCIIC100 Signal Description	316
Table 33-2 ATCIIC100 Registers Summary	317
Table 33-3 ID and Revision Register	317
Table 33-4 Configuration Register	318
Table 33-5 Interrupt Enable Register	318
Table 33-6 Status Register	320
Table 33-7 Address Register	322
Table 33-8 Data Register	322
Table 33-9 Control Register	323
Table 33-10 Command Register	324
Table 33-11 Controller Setting Register	325
Table 33-12 Timing Parameter Multiplier Register	327
Table 33-13 Timing Parameters for Spike Suppression	328
Table 33-14 Timing Parameters for the Data Setup Time	329
Table 33-15 Timing Parameters for the Data Hold Time	329
Table 33-16 Timing Parameters for the SCL Clock	330
Table 34-1 Supported Commands under the Slave Mode	341
Table 34-2 ATCSPI200 Signal Definition	345
Table 34-3 ATCSPI200 Register Summary	349
Table 34-4 ID and Revision Register	350
Table 34-5 SPI Transfer Format Register	350
Table 34-6 SPI Direct IO Control Register	352
Table 34-7 SPI Transfer Control Register	353
Table 34-8 SPI Command Register	356
Table 34-9 SPI Address Register	356

Table 34-10 SPI Data Register	357
Table 34-11 SPI Control Register	358
Table 34-12 SPI Status Register	359
Table 34-13 SPI Interrupt Enable Register	360
Table 34-14 SPI Interrupt Status Register	361
Table 34-15 SPI Interface Timing Register	362
Table 34-16 SPI Memory Access Control Register	363
Table 34-17 Supported SPI Read Commands for Memory-Mapped AHB/EILM Reads	363
Table 34-18 Latency of a 4 Bytes Data Transfer through the AHB/EILM Memory Read Port	364
Table 34-19 SPI Slave Status Register	365
Table 34-20 SPI Slave Data Count Register	365
Table 34-21 Configuration Register	366
Table 35-1 Clock Variation Tolerance Factor	384
Table 35-2 Signal Description of ATCUART100	387
Table 35-3 Summary of Registers	389
Table 35-4 ID and Revision Register	390
Table 35-5 Hardware Configure Register	390
Table 35-6 Over Sample Control Register	390
Table 35-7 Receiver Buffer Register (when DLAB = 0)	391
Table 35-8 Transmitter Holding Register (when DLAB = 0)	391
Table 35-9 Interrupt Enable Register (when DLAB = 0)	392
Table 35-10 Divisor Latch LSB (when DLAB = 1)	392
Table 35-11 Divisor Latch MSB (when DLAB = 1)	393
Table 35-12 Interrupt Identification Register	393
Table 35-13 Interrupt Control Table	393
Table 35-14 FIFO Control Register	395
Table 35-15 Receive FIFO Trigger Level	395
Table 35-16 Transmit FIFO Trigger Level	396
Table 35-17 Line Control Register	396
Table 35-18 Parity Bit Selection	397
Table 35-19 Modem Control Register	397
Table 35-20 Line Status Register	398

Table 35-21 Modem Status Register (0x38)	400
Table 35-22 Scratch Register	401

IPUG528-1.1E xxviii

1 About This Guide 1.1 Purpose

# 1 About This Guide

#### 1.1 Purpose

The Gowin RiscV AE250 IP user guide helps users learn the features and usages of the Gowin RiscV AE250 IP product.

This guide targets application developers. It provides complete information on how to use the Gowin RiscV AE250 microcontroller memory and peripherals.

The AE250 is a family of microcontrollers with different memory sizes and peripherals. For ordering information, mechanical and electrical device characteristics please refer to the datasheets. For information on the RISC-V ISA, please refer to the RISC-V Instruction Set Manual.

#### 1.2 Supported Products

The information in this guide applies to the following products:

- 1. GW2A series of FPGA products
- 2. GW2AR series of FPGA products

#### 1.3 Related Documents

The latest user guides are available on GOWINSEMI Website. You can find the related documents at <a href="https://www.gowinsemi.com">www.gowinsemi.com</a>:

- 1. DS102, GW2A series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- 3. SUG100, Gowin YunYuan Software User Guide

The related documents are available on RISCV organization website:riscv.org:

IPUG528-1.1E 1(403)

- 1. The RISC-V Instruction Set Manual Volume I: User-Level ISA
- 2. The RISC-V Instruction Set Manual Volume II: Privileged Architecture

### 1.4 Abbreviations and Terminology

The abbreviations and terminology used in this guide are shown in Table 1-1 below.

Table 1-1 Abbreviations and Terminology

Abbreviations and Terminology	Meaning
IPIPE	Integer Pipeline
RF	Register File
CSR	Control and Status Register
ALU	Arithmetic Logic Unit
MDU	Multiplication and Division Unit
FASTMUL	Fast Multiplier
IFU	Instruction Fetch Unit
ICU	Instruction Cache Unit
LSU	Load Store Unit
DCU	Data Cache Unit
ILM	Instruction Local Memory Controller
DLM	Data Local Memory Controller
BIU	Bus Interface Unit
MMU	Memory Manager Unit
TRIGM	Trigger Module
FPU	Floating Point Unit
ACE	Andes Custom Extension

### 1.5 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail: <a href="mailto:support@gowinsemi.com">support@gowinsemi.com</a>

IPUG528-1.1E 2(403)

# **2**Overview

The Gowin RiscV AE250 IP is a 32-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology. It is capable of delivering high per-MHz performance and operating at high frequencies, at the same time it is small in gate count. This Gowin IP also supports single and double precision floating point instructions and half precision load/store. The Gowin RiscV AE250 IP comes with options, including branch prediction for efficient branch execution, Instruction and Data caches, Local Memories for low-latency accesses, and ECC for L1 memory soft error protection.

The Gowin RiscV AE250 IP's 5-stage pipeline is optimized for high operating frequency and small gate count. Features also includes PLIC and vectored interrupts for serving various types of system events, AHB 32-bit bus, Power Brake and WFI mode for low power and power management, and JTAG debug interface for development support.

Table 2-1 Gowin RiscV AE250

Gowin RiscV AE250	
IP Core Application	
Device Support	GW2A、GW2AR Series
Logic Resource	See Table 3-1
Delivery	
Design Kit	Verilog (encrypted)
Reference Design	Verilog
TestBench	
Verification	
Systhesis	Synplify_Pro
IDE	GoWinYunYuan

IPUG528-1.1E 3(403)

# 3 Features and Performance

#### 3.1 Features

- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- Floating point extensions (N25F)
- Andes extensions, architected for performance and functionality enhancements
- Separately licensable Andes Custom Extension™ (ACE) for customized acceleration[1]
- 32-bit, 5-stage pipeline CPU architecture 16/32-bit mixable instruction format for compacting code density
- Branch predication to speed up control code
- Return Address Stack (RAS) to speed up procedure returns
- Physical Memory Protection (PMP)
- Flexibly configurable Platform-Level Interrupt Controller (PLIC) for supporting wide range of system event scenarios
- Enhancement of vectored interrupt handling for real-time performance
- Advanced CoDense<sup>™</sup> technology to reduce program code size

#### Note!

The current version does not support ACE.

#### 3.2 Resources Utilization

RTL code is realized by Verilog language. Performance and resource utilization may vary depending on the density, speed, and grade of devices used.

Take Gowin GW2A-18 series of FPGA as an example. The resource utilization is shown in Table 3-1. For application verification on other Gowin FPGA, please pay attention to the information released later.

IPUG528-1.1E 4(403)

Table 3-1 Gowin RiscV AE250 Resources Utilization

Device	Speed Grade	Resources	Usage	Remarks
011/01/40		LUT	10K	
	_	ALU	4K	
GW2A-18	-5	REG	6K	-
	В	BSRAM	0-max	

## 3.3 The Clock Frequency

There are no special requirements in this IP. GW2A-18 chips in the default conditions can run at 30MHz.

IPUG528-1.1E 5(403)

# 4 CPU Core Overview

# **4.1 N25(F) Processor Features**

The features of N25(F) processor are as follows:

### **CPU Core**

- 5-stage in-order execution pipeline
- Hardware multiplier radix-2/radix-4/radix-16/radix-256/fast
- Hardware divider
- Optional branch prediction
   Static branch prediction, or \* 4-entry return address stack (RAS)
- Dynamic branch prediction
- \* 32/64/128/256-entry branch target buffer (BTB)
- \* 256-entry branch history table
- \* 8-bit global branch history
- \* 4-entry return address stack (RAS)
- Machine mode and supervisor mode and User mode
- Optional performance monitors
- Misaligned memory access
- RISC-V physical memory protection

### AndeStar V5 ISA

- RISC-V RV32I base integer instruction set
- RISC-V RVC standard extension for compressed instructions
- RISC-V RVM standard extension for integer multiplication and division
- Optional RISC-V RVA standard extension for atomic instructions
- Optional RISC-V F and D single/double precision floating point
- Andes Performance extension
- Andes CoDense™ extension.

IPUG528-1.1E 6(403)

# **Memory Subsystem**

- I & D caches
- Cache size: 8KiB/16KiB/32KiB/64KiB
- Cache line size: 32B
- Set associativity: Direct-mapped/2-way/4-way
- Custom cache control operation through CSR read/write
- I & D local memories
- Size: 4KiB to 16MiB
- Optional local memory slave port
- Interface: RAM or AHB-Lite
- Memory subsystem soft-error protection
- Protection scheme: parity-checking or error-checking-and-correction (ECC)
- Automatic hardware error correction
- Protected memories:
  - a) \* I & D cache tag RAM and data RAM
  - b) \* I & D local memories

### Bus

 Interface Protocol Synchronous AHB (32-bit data width)

### Debug

- RISC-V External Debug Support Version 0.13
- Configurable number of breakpoints: 2/4/8
- External debug module with AHB interfaces
- External JTAG debug transport module
   JTAG: IEEE Std 1149.1 style 4-wire JTAG interface

# **Power Management**

Wait-for-interrupt (WFI) mode

### **AndeStar Extension**

- StackSafe hardware stack protection extension
- PowerBrake simple power/performance scaling extension
- Custom performance counter events

# Platform-Level Interrupt Controller (PLIC)

- AHB interface
- Configurable number of interrupts: 1–1023

IPUG528-1.1E 7(403)

4 CPU Core Overview 4.2 Block Diagram


- Configurable number of interrupt priorities: 3/7/15/31/63/127/255
- Configurable number of targets: 1–16
- Andes Vectored Interrupt extension

**Trace** 

Optional instruction trace

# 4.2 Block Diagram

Figure 4-1 N25(F) Block Diagram



# 4.3 Major Components

The following table describes the major components of the N25(F) processor.

**Table 4-1 Major Components** 

Abbreviations and Terminology	Meaning
IPIPE	Integer Pipeline
RF	Register File
CSR	Control and Status Register
ALU	Arithmetic Logic Unit
MDU	Multiplication and Division Unit
FASTMUL	Fast Multiplier
IFU	Instruction Fetch Unit
ICU	Instruction Cache Unit
LSU	Load Store Unit
DCU	Data Cache Unit


IPUG528-1.1E 8(403)

Abbreviations and Terminology	Meaning
ILM	Instruction Local Memory Controller
DLM	Data Local Memory Controller
BIU	Bus Interface Unit
MMU	Memory Manager Unit
TRIGM	Trigger Module
FPU	Floating Point Unit

# 4.4 Pipeline Stages and Activities

N25(F) implements a five-stage pipeline architecture. The following figure shows the pipeline stages of the processor.

Figure 4-2 Pipeline Stages and Activities



The pipeline activities of the corresponding stages are:

### IF - Instruction Fetch

- Fetching an instruction word from ILM/Instruction Cache/Bus
- Dynamic branch prediction

# II – Instruction Decode and Issue

- 16/32-bit instruction alignment
- Instruction decoding
- Register file read
- Resolving data dependency
- Static branch prediction

### EX-Instruction Execution

- ALU instruction execution
- Load/Store address generation

# MM-Memory Access

- DLM/Data Cache access
- Division instruction execution
- Multiplication instruction execution
- Branch resolution

IPUG528-1.1E 9(403)

4 CPU Core Overview 4.5 Design Hierarchy

### WB – Instruction Retire and Result Write-Back

- Interrupt resolution
- Instruction retire
- Register file write back
- ILM access
- Bus access

### FRF-FPU Instruction Decode

- Instruction decoding
- Register file read

### F1~F4 – FPU Instruction Execution

- Float-point arithmetic execution
- Data Exchange between Integer/FPU pipelines

# 4.5 Design Hierarchy

# 4.5.1 AHB Platform

The design hierarchy of AE250 is illustrated in Figure 4-3. The top of N25(F) processor design is vc\_core. The vc\_core design does not include any SRAM cells. All of the required SRAM cells are expected to be instantiated outside of vc\_core to simplify the integration effort.

The ae250\_chip module is a reference AHB platform that instantiates the peripheral IPs. The ae250\_uncore module is a reference subsystem that instantiates N25(F) processor and all the required memory modules. These two modules are open for modification to meet system requirements.

To support all bus interface configures of the processor, ae250\_uncore contains several optional adapter modules. The ae250\_cpu\_to\_ahb32 module converts the 64-bit AHB interface to the 32-bit AHB interface. It is an optional module and could be removed when the type of the AE250 bus interface is 32-bit AHB. The ae250\_slv\_to\_lm module contains glue logics connected to the slave port of vc\_core.

The ae250\_debug\_subsystem, nceplmt100, and nceplic100 modules are platform IPs as specified in the RISC-V architecture for proper operation of a RISC-V system. The ae250\_debug\_subsystem module implements the debug functionality. The nceplmt100 implements the RISC-V machine timer, and nceplic100 implements the RISC-V platform interrupt controller (PLIC).

The PLIC module is instantiated twice, one (u\_plic) for arbitrating


IPUG528-1.1E 10(403)

4 CPU Core Overview 4.5 Design Hierarchy

interrupts from peripheral devices, and the other (u\_plic\_sw) for supporting software interrupts. The u\_plic\_sw instantiation only needs to use the programmability of the PLIC registers to generate (software programmable) interrupts, so all its interrupt sources are tied to zero.

The atcbmc200, atcspi200, ae250\_smu, atcrtc100, atcapbbrg100, atcwdt200, atciic100, atcpit100, atcuart100, and atcgpio100 modules are pre-integrated Andes platform/peripheral IPs that may be shipped together with the AE250 package, depending on licensing agreements.

Figure 4-3 Design Hierarchy




IPUG528-1.1E 11(403)

# **5** Processor Configuration Options

The configuration of the AE250 processor is through a config tool and Verilog parameters.

# 5.1 CPU Core Configuration

Figure 5-1 CPU Core Configuration GUI



### Note!

The screenshot only serves to show how the tool looks like to facilitate the description above. It is not a goal for this figure to show the most updated version of the tool. The actual content of the tool may differ slightly as the tool gets updated with new features added to AE250.

IPUG528-1.1E 12(403)

# 5.1.1 ISA

# **RISC-V User-Level Interrupt Extension**

Specifying this option to "yes" enables the RISC-V User-Level Interrupt Extension (RVN). RVN supports user-level trap handling.

### **RISC-V Atomic Instruction Extension**

Specifying this option to "yes" enables the RISC-V "A" Standard Extension for Atomic Instructions (RVA). RVA includes instructions that atomically read-modify-write memories for synchronization between multiple hardware threads (harts)

# RISC-V P-extension (draft) DSP/SIMD ISA

Specifying this option to "yes" enables the RISC-V DSP (Digital Signal Processing) instruction. The DSP instruction includes all the instructions of AndeStar DSP ISA Extension.Boost the performance of voice, audio, image and signal processing.

# **RISC-V Floating-Point Instruction Extension**

This option determines the floating-point extension type.

- none: no floating-point extension
- single precision: "F" standard extension for single precision floating-point instruction
- double+single precision: "F" and "D" standard extension for single and double precision floatingpoint instruction

### Note!

The floating-point extension is available depending on AE250 licensing agreements.

# 5.1.2 Privilege Architecture

# **Privilege Modes**

The option determines the number of supported privileges levels. The AE250 processor supports most 3 privilege levels

**Table 5-1 Supported Combination of Privilege Modes** 

Number of Levels	Supported Modes	Intended Usage
1	Machine	Simple embedded systems
2	Machine, User	Secure embedded systems
2	Machine, User, Supervisor	Systerm running Unix-like operating
J	iviaci iii ie,03ei,3upei visoi	systems

IPUG528-1.1E 13(403)

The RISC-V privilege architecture specifies four privilege levels as shown in Table 5-2. Machine mode (M-mode) has the highest privileges and is the mandatory privilege level for a RISC-V hardware platform. User mode (U-mode) restricts privileges to protect against incorrect or malicious application codes. And Supervisor mode (S-mode) is provided for Unix-like operating systems with address translating and protection requirements.

Table 5-2 RISC-V Privilege Levels

Level	Encoding	Name	Abbreviation
0	00	User/Application	U
1	01	Supervisor	S
2	10	Reserved	
3	11	Machine	M

### **Performance Monitors**

Specifying this option to "yes" enables hardware performance monitors, including mcycle and minstret Control and Status Registers (CSR). The mcycle register counts the elapsed clock cycles while the minstret register counts the number of retired instructions.

### **Number of Shared TLB Entries**

- This option selects the number of supported Shared TLB entries
   Number of iTLB Entries
- This option selects the number of supported iTLB entries
   Number of dTLB Entries
- This option selects the number of supported dTLB entries
   Physical Memory Protection
- This option selects the number of supported PMP entries.
   Performance Monitors

Specifying this option to "yes" enables hardware performance monitors, including mcycle and minstret Control and Status Registers (CSR). The mcycle register counts the elapsed clock cycles while the minstret register counts the number of retired instructions.

# **Misaligned Memory Access**

AE250 implements the misaligned memory access to support accessing misaligned addresses without triggering any misaligned exceptions.

### **Andes Vectored PLIC Extension**

Specifying this option to "yes" enables the Andes Vectored PLIC extension for reducing interrupt latency.

IPUG528-1.1E 14(403)

### Andes StackSafe Extension

Specifying this option to "yes" enables the StackSafe hardware stack protection extension.

The extension is a hardware mechanism for tracking and guarding against the stack pointer overflows/underflows.

### **Andes PowerBrake Extension**

Specifying this option to "yes" enables the PowerBrake power/performance scaling extension.

The PowerBrake extension throttles performance by reducing instruction executing rate instead of slowing down clock frequency. The performance and hence power consumption can be switched to a different level in a couple of instructions. This is an ultra-low latency mechanism for performance & power scaling, as compared to the latencies of frequency scaling through PLL programming.

# **Andes CoDense Support**

Specifying this option to "yes" enables CoDense Support.

# 5.1.3 Bus Interface

# **AHB Low Latency Support**

The Low Access-Latency AHB Bus option reduces the system bus access latency at the expense of maximum frequency (around 70% of configurations without this option). This option is expected to be used under configurations where there are no caches.

# 5.1.4 Micro Architecture

# **Multiplier Implementation**

This option selects the implementation of the hardware multiplier in AE250. Valid values and the respective performance are:

radix2: 1-bit/cycleradix4: 2-bit/cycle

radix16: 4-bit/cycle

radix256: 8-bit/cycle

fast: two-stage pipelined.

The radix multiplier options realize the multiplier through serial additions, while the fast multiplier option implements a two-stage pipelined parallel multiplier.

IPUG528-1.1E 15(403)

# Fast Multiplier Algorithm

This option selects the type of fast multiplier algorithm.

# **Multiplier Accelerator Type**

This option selects the type of multiplier Accelerator.

### **Branch Prediction**

This option selects the branch prediction scheme. The AE250 processor supports both static and dynamic branch prediction, and the number of BTB entries is configurable.

The static branch prediction algorithm predicts that all backward branches will be taken and all forward branches will not.

The dynamic branch prediction algorithm uses a 2-way branch target buffer (BTB) and a branch history table to predict the target address and direction (taken/not-taken) of each branch.

# 5.1.5 Trace Interface

Specifying this option to "instruction" enables instruction trace interface.

# 5.1.6 Device Regions

Device regions are memory locations where accesses to the location may cause side effects. Accesses to device regions are non-cacheable and strong-ordered. Memory operations to these regions will be conservative without the need of excessive FENCE instructions. At most eight device regions could be specified in AE250. A device region n (n = 0-7) is specified by two parameters:

- DEVICE REGION BASE: the base address of the region,
- DEVICE\_REGIONn\_MASK: the address mask of the region.

An address is inside a region when:

(address & DEVICE\_REGIONn\_MASK) == DEVICE\_REGIONn\_BASE.

A device region can be disabled by setting DEVICE\_REGIONn\_BASE to all ones and DEVICE\_REGIONn\_MASK to all zeros.

Device regions and ILM/DLM/WRITETHROUGH should not overlap with each other. The behavior is undefined when device regions are overlapped with ILM/DLM/WRITETHROUGH.

IPUG528-1.1E 16(403)

# 5.1.7 Write-through Regions

Write-through regions are memory locations where memory writes will update both D-Cache and the system memory with write-no-allocate policy.

At most eight write-through regions could be specified. A write-through region n (n = 0-7) is specified by two parameters:

- WRITETHROUGH\_REGIONn\_BASE: the base address of the region,
- WRITETHROUGH\_REGIONn\_MASK: the address mask of the region.

An address is inside a region when:

(address & WRITETHROUGH\_REGIONn\_MASK) == WRITETHROUGH\_REGIONn\_BASE.

A write-through region can be disabled by setting WRITETHROUGH\_REGIONn\_BASE to all ones and WRITETHROUGH\_REGIONn\_MASK to all zeros.

Write-through regions and ILM/DLM/DEVICE regions should not overlap with each other. The behavior is undefined when write-through regions are overlapped with ILM/DLM/DEVICE regions.

# **5.2 Local Memory Configuration**

# 5.2.1 Instruction Local Memory

# **ILM Size**

The ILM Size option selects the size of the instruction local memory in KiB. Only power-of-2 sizes are supported. Specifying 0 to the option unconfigures the instruction local memory.

### **ILM Base**

ILM\_BASE is a Verilog parameter for specifying the base address of the instruction local memory, and it must be aligned to the size of the instruction local memory.

### **ILM Soft Error Protection**

ILM Soft Error Protection option selects the soft-error protection scheme for the instruction local memory:

- none: no protection
- parity: single-error detection
- ecc: single-error correction, and double-error detection

IPUG528-1.1E 17(403)

### **ILM Initialize File**

To make the executable files loadable, user must provide binary data, and then converted to the ASCII format readable by the \$readmemh() SystemVerilog system task.

# 5.2.2 Data Local Memory (DLM)

### **DLM Size**

The DLM Size option selects the size of the data local memory in KiB. Only power-of-2 sizes are supported. Specifying 0 to DLM\_SIZE\_KB unconfigures the data local memory.

### **DLM Base**

DLM\_BASE is a Verilog parameter for specifying the base address of the data local memory, and it must be aligned to the size of the data local memory.

### **DLM Soft Error Protection**

DLM Soft Error Protection option selects the soft-error protection scheme for the data local memory:

- none: no protection
- parity: single-error detection
- ecc: single-error correction, and double-error detection

# 5.2.3 Slave Port

The interface protocol is AHB, and the data width is identical to bus data width. The value of parameter SLAVE\_PORT\_DATA\_WIDTH is identical to the value of parameter BIU\_DATA\_WIDTH.

# **Slave Port Support**

Specifying this option to "yes" enables the local memory slave port. The local memory slave port enables bus masters to access the local memories of AE250.

### Slave Port Base Address

Slave Port Base Address is a Verilog parameter for specifying the base address of the local memory slave port, and it must be aligned to the size of the local memory.

# **Slave Port Space Size**

The Slave Port Space Size option selects the size of the data local memory in MiB.

IPUG528-1.1E 18(403)

# 5.3 Cache Configuration

# 5.3.1 Cache

### **Cache Line Size**

The option cache line size only support 32 bytes.

# NON\_CRITICAL\_WORD\_FIRST

Specifying this option to "yes" support the non-critical-word-first.

### LSU\_PREFETCH

Specifying this option to "yes" support the LSU prefetch.

# 5.3.2 Instruction Cache

### **I-Cache Size**

The I-Cache Size option selects the size of the instruction cache in KiB. Only power-of-2 sizes are supported. Specifying 0 to the option unconfigures the instruction cache.

# I-Cache Replacement Policy

The I-Cache Replacement Policy option selects the replacement policy of instruction cache on cache misses.

# **I-Cache Associativity**

The I-Cache Associativity option selects the associativity of instruction cache.

# **I-Cache Soft Error Protection**

The I-Cache Soft Error Protection option selects the soft-error protection scheme for the instruction cache:

- none: no protection
- parity: single-error correction
- ecc: single-error and double-error correction

# 5.3.3 Data Cache

### **D-Cache Size**

The D-Cache Size option selects the size of the data cache in KiB. Only power-of-2 sizes are supported. Specifying 0 to the option unconfigures the data cache.

IPUG528-1.1E 19(403)

# **D-Cache Replacement Policy**

The D-Cache Replacement Policy option selects the replacement policy of data cache when cache miss.

# **D-Cache Associativity**

The D-Cache Associativity option selects the associativity of data cache.

### **D-Cache Soft Error Protection**

The D-Cache Soft Error Protection option selects the soft-error protection scheme for the data cache:

- none: no protection
- parity: single-error detection
- ecc: single-error correction, and double-error detection

# 5.4 Debug Configuration

# 5.4.1 Debug Support

Specifying this option to "yes" enables debug support.

# 5.4.2 DEBUG VEC

DEBUG\_VEC defines the entry point address of the exception handler for servicing debug exceptions in the debug mode. It should be set to the address of the Debug ROM of the NCEPLDM200 debug module, which is also the base address of the module. This address space should be a device region for proper operation of the external debug support. See **Debug** Subsystem Configuration Options

Please see Section 5.4 for the description of Debug Subsystem Configuration Options.

NCEPLDM200 for more information.

The AE250 memory map assigns the base address of NCEPLDM200 to 0xe68000000.

# 5.4.3 Number of Trigger

The Number of Trigger option selects the number of hardware breakpoints.

# 5.4.4 Program Buffer Size

IPUG528-1.1E 20(403)

The Program Buffer Size option selects the size of program buffer. NCEPLDM200 supports program buffer 0–7 only. Program buffer 8–15 are hardwired to 32'h00100073 (the EBREAK instruction).

# 5.4.5 System Bus Access Support

The option determines the the system interface port of debug systerm.

IPUG528-1.1E 21(403)

6 Signals Description 6.1 General Signals

# 6 Signals Description

The interface ports of the AE250 core are described in this section. All signals are Active-High unless otherwise indicated.

# 6.1 General Signals

**Table 6-1 General Signals** 

Signal Name	Direction	Description	
		This signal indicates the CPU hart ID. Hart IDs might	
hart_id	input	not necessarily be numbered contiguously in a	
Tiart_iu	Input	multiprocessor system, but at least one hart must	
		have a hart ID of zero.	
core_reset_n	input	CPU reset (Active-Low)	
core_clk	input	CPU clock input	
	input	Default program counter value upon reset. It should	
reset_vector[31:0]		normally be a 4-byte aligned value but 2-byte aligned	
reser_vector[31.0]		value is also allowed; bit 0 of this input signal should	
		be zero.	
	input	This is a core_clk clock domain signal indicating that	
bus_clk_en		the data from the bus clock domain can be sampled	
		at the coming rising edge of core_clk.	
core_wfi_mode	innut	This signal indicates that the processor is in the	
	input	wait-for-interrupt mode.	

# **6.2 Interrupt Signals**

**Table 6-2 Interrupt Signals** 

Signal Name	Direction	Description
meip output	External interrupt acknowledgment, used in the	
	vector interrupt mode	
meiid[9:0]	input	Timer interrupt pending
meiack	input	Software interrupt pending

IPUG528-1.1E 22(403)

6 Signals Description 6.3 Debug Signals

Signal Name	Direction	Description
mtip	input	Non-maskable interrupt
msip	input	Supervisor-mode external interrupt pending
nmi	input	Non-maskable interrupt
seip	input	Supervisor-mode external interrupt pending

# 6.3 Debug Signals

Table 6-3 Debug Signals

Signal Name	Direction	Description	
debugint	output	Debug interrupt	
		This signal indicates that the processor is not	
hart upavail	:	available for accesses by the external debugger. The	
hart_unavail	input	processor could be in the reset or some kind of	
	power-gating state.		
hart_halted	input	This signal indicates that the processor is halted.	
hart under react input	input	This signal indicates that the processor is under	
hart_under_reset	input	reset.	
		This signal indicates that the processor is in Debug	
stoptime	input	Mode and timers should stop counting. This signal is	
		controllable by dcsr.STOPTIME.	

# 6.4 Trace Signals

**Table 6-4 Trace Signals** 

Signal Name	Direction	Description	
trace_ivalid	output	This signal indicates that an instruction has retired	
trace_ivalid	output	or trapped (exception).	
trace joycention	output	This signal indicates that an instruction has trapped	
trace_iexception	output	(exception).	
trace_cause	output	This signal indicates the cause of an exception	
trace_tval	output	This signal indicates the exception data	
trace_interrupt output	output	This signal indicates that the processor is under	
	reset.		
trace_iaddr	output	This signal indicates the cause of an exception	
trace_instr	output	This signal indicates the instruction	
trace_priv ou	output	This signal indicates the privilege mode during	
	output	execution	

# 6.5 AHB Interface Signals

AHB interface signals provide connectivity to the AHB system bus. These signals are used only when BIU\_BUS is ahb. Otherwise, they are left unconnected. They are sampled/driven in the core\_clk domain on

IPUG528-1.1E 23(403)

bus\_clk\_en pulses.

**Table 6-5 AHB Interface Signals** 

Signal Name	Direction	Description
hgrant	input	Bus grant
hrdata[BIU_DATA_WIDTH-1:0]	input	Read data bus
hready	input	Transfer done
hresp[1:0]	input	Transfer response
haddr[31:0]	output	Address bus
hburst[2:0]	output	Burst type
hbusreq	output	Bus request
hlock	output	Locked transfer
hprot[3:0]	output	Protection control
hsize[2:0]	output	Transfer size
htrans[1:0]	output	Transfer type
hwdata[BIU_DATA_WIDTH-1:0]	output	Write data bus
hwrite	output	Transfer direction

# 6.6 Instruction Local Memory Interface Signals

ILM interface signals provide connectivity to the Instruction Local Memory. Two interface types, ram and ahb-lite, could be configured through the Local Memory Interface. If the value of option is ram, SRAM style interface is configured. If the value is ahb-lite, the AHB-Lite interface will be used.

The SRAM style interface signals provide connectivity to the Instruction Local Memory RAM of the processor. These signals are present on the processor interface when ILM is configured and the ram type of Local Memory Interface is selected.

**Table 6-6 Instruction Local Memory Interface Signals** 

Signal Name	Direction	Description
ilm_cs	output	Chip select
ilm_byte_we[3:0]	output	Write enable
ilm_addr[ILM_RAM_AW-1:0]	output	Address
ilm_wdata[ILM_RAM_DW-1:0]	output	Write data
ilm_rdata[ILM_RAM_DW-1:0]	input	Read data

IPUG528-1.1E 24(403)

Table 6-7 Instruction Local Memory Address Bit-Width

	-
Size (KiB)	ILM_RAM_AW
4	10
8	11
16	12
32	13
64	14
128	15
256	16
512	17
1024	18
2048	19
4096	20
8192	21
16384	22

Table 6-8 Instruction Local Memory Data Bit-Width

Protection Scheme	ILM_RAM_DW
none	32
parity	36
ecc	39

Table 6-9 ILM Byte Write Enable Mapping

BWE Bit	Protection Scheme: none	Protection Scheme: parity	Protection Scheme: ecc
0	wdata[7:0]	{wdata[32], wdata[7:0]}	wdata[38:0]
1	wdata[15:8]	{wdata[33], wdata[15:8]}	wdata[38:0]
2	wdata[23:16]	{wdata[34], wdata[23:16]}	wdata[38:0]
3	wdata[31:24]	{wdata[35], wdata[31:24]}	wdata[38:0]

# 6.7 Data Local Memory Interface Signals

DLM interface signals provide connectivity to the DATA Local Memory. Two interface types, ram and ahb-lite, could be configured through the Local Memory Interface. If the value of option is ram, SRAM style interface is configured. If the value is ahb-lite, the AHB-Lite interface will be used.

The SRAM style interface signals provide connectivity to the Instruction Local Memory RAM of the processor. These signals are present on the processor interface when DLM is configured and the ram type of Local Memory Interface is selected.

IPUG528-1.1E 25(403)

**Table 6-10 Data Local Memory Interface Signals** 

Signal Name	Direction	Description
dlm_cs	output	Chip select
dlm_byte_we[3:0]	output	Write enable
dlm_addr[DLM_RAM_AW-1:0]	output	Address
dlm_wdata[DLM_RAM_DW-1:0]	output	Write data
dlm_rdata[DLM_RAM_DW-1:0]	input	Read data

Table 6-11 Data Local Memory Address Bit-Width

DLM_RAM_AW
10
11
12
13
14
15
16
17
18
19
20
21
22

Table 6-12 Data Local Memory Data Bit-Width

Protection Scheme	DLM_RAM_DW
none	32
parity	36
ecc	39

Table 6-13 DLM Byte Write Enable Mapping

BWE Bit	Protection Scheme: none	Protection Scheme: parity	Protection Scheme: ecc
0	wdata[7:0]	{wdata[32], wdata[7:0]}	wdata[38:0]
1	wdata[15:8]	{wdata[33], wdata[15:8]}	wdata[38:0]
2	wdata[23:16]	{wdata[34], wdata[23:16]}	wdata[38:0]
3	wdata[31:24]	{wdata[35], wdata[31:24]}	wdata[38:0]

IPUG528-1.1E 26(403)

# 6.8 Instruction Cache Interface Signals

I-Cache interface signals provide connectivity to the I-Cache SRAMs of the processor. These signals are always present on the processor interface but they are used only when I-Cache is configured. Otherwise, they are left unconnected.

**Table 6-14 Instruction Cache Interface Signals** 

Signal Name	Direction	Description
icache_disable_init	input	Disable the initialization of
		I-Cache RAMs when the
		processor is out of reset.
		Assertion of this signal is to
		speed up the power-gating
		wake up process when the
		content of I-Cache SRAM is
		preserved during power-down.
icache_tagN_cs	output	Chip select, <i>N</i> =0, 1, 2, 3
icache_tagN_we	output	Write enable
icache_tagN_addr[ICACHE_TAG_RAM_AW-1:0]	output	Address
icache_tagN_wdata[ICACHE_TAG_RAM_DW-1:0]	output	Write data
icache_tagN_rdata[ICACHE_TAG_RAM_DW-1:0]	input	Read data
icache_dataN_cs	output	Chip select, <i>N</i> =0, 1, 2, 3
icache_dataN_we	output	Write enable
icache_dataN_addr[ICACHE_DATA_RAM_AW-1:0]	output	Address
icache_dataN_wdata[ICACHE_DATA_RAM_DW-1:0]	output	Write data
icache_dataN_rdata[ICACHE_DATA_RAM_DW-1:0]	input	Read data

Table 6-15 I-Cache Tag Address Bit-Width

Associativity	Size(KiB)	ICACHE_TAG_AW
	8	8
1	16	9
	32	10
	64	11
	8	7
2	16	8
2	32	9
	64	10
	8	6
4	16	7
4	32	8
	64	9

IPUG528-1.1E 27(403)

Table 6-16 I-Cache Tag Data Bit-Width

Protection Scheme	Associativity	Size (KiB)	ICACHE_TAG_RAM_DW
none	1	8	23
	-	16	23
	-	32	23
	-	64	23
	2	8	23
		16	23
		32	23
		64	23
	4	8	24
		16	23
		32	23
		64	23
parity	1	8	27
		16	27
		32	27
		64	27
	2	8	27
		16	27
		32	27
_		64	27
	4	8	28
	_	16	27
	_	32	27
		64	27

Protection Scheme	Associativity	Size (KiB)	ICACHE_TAG_RAM_DW
ecc	1	8	30
	_	16	30
	المالية المالية	32	30
	Official	64	30
	Release	8	30
	<u>Neiease</u>	16	30
		32	30
	_	64	30
	4	8	31
	-	16	30
	_	32	30
	-	64	30

IPUG528-1.1E 28(403)

Associativity

ICACHE\_DATA\_AW Size(KiB) 

Table 6-17 I-Cache Data Address Bit-Width

# 6.9 Data Cache Interface Signals

D-Cache interface signals provide connectivity to D-Cache SRAMs of the processor. These signals are always present on the processor interface but they are used only when D-Cache is configured. Otherwise, they are left unconnected.

**Table 6-18 Data Cache Interface Signals** 

Signal Name	Direction	Description
dcache_disable_init	input	Disable the initialization of
		D-Cache RAMs when the
		processor is out of reset.
		Assertion of this signal is to
		speed up the power-gating
		wake up process when the
		content of D-Cache SRAM is
		preserved during power-down.
dcache_tagN_cs	output	Chip select, <i>N</i> =0, 1, 2, 3
dcache_tagN_we	output	Write enable
dcache_tagN_addr[DCACHE_TAG_RAM_AW-1:0]	output	Address
dcache_tagN_wdata[DCACHE_TAG_RAM_DW-1:0]	output	Write data
dcache_tagN_rdata[DCACHE_TAG_RAM_DW-1:0]	input	Read data
dcache_dataN_cs	output	Chip select, <i>N</i> =0, 1, 2, 3
dcache_dataN_we[DCACHE_DATA_RAM_BWEW-1:0]	output	Write enable
dcache_dataN_addr[DCACHE_DATA_RAM_AW-1:0]	output	Address
dcache_dataN_wdata[DCACHE_DATA_RAM_DW-1:0]	output	Write data
dcache_dataN_rdata[DCACHE_DATA_RAM_DW-1:0]	input	Read data

IPUG528-1.1E 29(403)

Table 6-19 D-Cache Tag Address Bit-Width

Associativity	Size(KiB)	DCACHE_TAG_AW
	8	8
1	16	9
	32	10
	64	11
	8	7
2	16	8
2	32	9
	64	10
	8	6
	16	7
4	32	8
	64	9

Table 6-20D-Cache Tag Data Bit-Width

Protection Scheme	Associativity	Size (KiB)	DCACHE_TAG_RAM_DW
none	1	8	22
		16	21
		32	20
		64	19
	2	8	23
		16	22
		32	21
_		64	20
	4	8	24
		16	23
		32	22
		64	21
parity	1	8	26
		16	25
	_	32	24
_		64	23
	2	8	27
	_	16	26
-		32	25
		64	24
	4	8	28
	_	16	27
		32	26
		64	25

IPUG528-1.1E 30(403)

ecc

1	8	29
	16	28
Official	32	27
Official	64	26
Release	8	30
(McTed3e)	16	29
	32	28
	64	27
4	8	31
	16	30
	32	29
	64	28

Table 6-21D-Cache Data Address Bit-Width

Associativity	Size (KiB)	DCACHE_DATA_AW
1	8	11
	16	12
_	32	13
	64	14
2	8	10
	16	11
_	32	12
	64	13
4	8	9
_	16	10
_	32	11
_	64	12

Table 6-22 D-Cache Data Bit-Width

Protection Scheme	DCACHE_DATA_RAM_DW	DCACHE_DATA_RAM_BWEW
none	32	4
parity	36	4
есс	39	4

IPUG528-1.1E 31(403)

	1		-
BWE Bit	Protection Scheme: none	Protection Scheme: parity	Protection Scheme: ecc
0	wdata[7:0]	{wdata[32], wdata[7:0]}	wdata[38:0]
1	wdata[15:8]	{wdata[33], wdata[15:8]}	wdata[38:0]
2	wdata[23:16]	{wdata[34], wdata[23:16]}	wdata[38:0]
3	wdata[31:24]	{wdata[35], wdata[31:24]}	wdata[38:0]

Table 6-23 D-Cache Byte Write Enable Mapping

# 6.10 AHB Slave Port Signals

The AHB Slave Port signals allows external agents to access the local memories of the processor through the AHB interface protocol. These signals are always present on the processor interface but they are used only when SLAVE\_PORT\_SUPPORT is yes. Otherwise, they are left unconnected. They are sampled/driven in the core\_clk domain on bus\_clk\_en pulses.

**Table 6-24 AHB Slave Port Signals** 

Signal Name	Direction	Description
slv_hsel	input	Bus grant
slv_huser	input	Select ILM/DLM (0:ILM,
		1:DLM)
slv_hready	input	Ready in
slv_hreadyout	output	Ready out
slv_haddr[31:0]	input	Address bus
slv_hburst[2:0]	input	Burst type
slv_hprot[3:0]	input	Protection control
slv_hsize[2:0]	input	Transfer size
slv_htrans[1:0]	input	Transfer type
slv_hwrite	input	Transfer direction
slv_hwdata[SLAVE_PORT_DATA_WIDTH-1:0]	input	Write data bus
slv_hrdata[SLAVE_PORT_DATA_WIDTH-1:0]	output	Read data bus
slv_hresp[1:0]	output	Transfer response

# 6.11 BTB Interface Signals

BTB interface signals provide connectivity to the BTB SRAMs of the processor. These signals are always present on the process interface but they are used only when BTB is configured. Otherwise, they are left unconnected. BTB in AE250 is 2-way associative.

IPUG528-1.1E 32(403)

**Table 6-25 BTB Memory Interface Signals** 

Signal Name	Direction	Description
btb0_cs	output	Chip select for BTB memory 0
		0: disable
		1: enable
btb0_we	output	Write enable for BTB memory 0
		0: disable
		1: enable
btb0_addr[BTB_RAM_ADDR_WIDTH-1:0]	output	Address for BTB memory 0
btb0_wdata[37:0]	output	Write data for BTB memory 0
btb0_rdata[37:0]	input	Read data for BTB memory 0
btb1_cs	output	Chip select for BTB memory 1
		0: disable
		1: enable
btb1_we	output	Write enable for BTB memory 1
		0: disable
		1: enable
btb1_addr[BTB_RAM_ADDR_WIDTH-1:0]	output	Address for BTB memory 1
btb1_wdata[37:0]	output	Write data for BTB memory 1
btb1_rdata[37:0]	input	Read data for BTB memory 1

Table 6-26 BTB RAM Address Bit-Width

BTB Size	BTB_RAM_ADDR_WIDTH	RAM Dimension
32	4	16 × 38
64	5	32 × 38
128	6	64 × 38
256	7	128 × 38

IPUG528-1.1E 33(403)


# **7** Reset and Clocking Scheme

# 7.1 Reset

AE250 only has one reset pin (core\_reset\_n) for resetting its only clock domain (core\_clk). The reset signal should be synchronized to the core\_clk clock domain before connecting to AE250.

In addition, to maintain proper reset ordering, the reset signal should only be released after the release of the reset signal to the bus clock domain, even though AE250 does not take the reset signal to the bus clock domain as its input. Figure 7-1 illustrates a reference design for reset synchronization.

Figure 7-1 Suggested Design for Reset Synchronization




# 7.2 Clock Domains

AE250 has only one clock domain: core\_clk. However, its bus interface signals may be operating in a separate synchronous bus clock domain. The synchronous bus clock is a virtual clock to the AE250 design. The clock enable input signal bus\_clk\_en serves as the clock enable signal

IPUG528-1.1E 34(403)

for generating the virtual clock. The core\_clk domain signal should be asserted for one core\_clk cycle before the rising edge of the bus clock, as shown in Figure 7-2. AE250 uses bus\_clk\_en to determine valid cycles to sample/drive the bus interface signals.

Figure 7-2 BUS\_CLK\_EN Waveform for N:1 (3:1) Clock Ratio



Detailed clock domain constraints can be found in the synthesis script timing\_con.tcl as described latter.

IPUG528-1.1E 35(403)

8 Instruction Set Overview 8.1 Introduction

# 8 Instruction Set Overview

# 8.1 Introduction

AE250 implements The RISC-V Instruction Set Manual, Volume I: User-Level ISA (TD001) V2.2. The following instruction sets are implemented:

- RV32I base integer instruction set
- RISC-V "C" standard extension
- RISC-V "M" standard extension
- RISC-V "A" standard extension
- AndeStar V5 instruction extension

For detailed information, please see The RISC-V Instruction Set Manual, Volume I: User-Level ISA (TD001) V2.2 and AndeStar V5 Instruction Extension Specification (UM165).

# 8.2 Integer Registers

Table 8-1 Integer Registerslists all general purpose integer registers.

**Table 8-1 Integer Registers** 

Register	Signal Name	Description
x0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
х3	gp	Global pointer
x4	tp	Thread pointer
x5	t0	Temporary/alternate link register
x6-x7	t1-t2	Temporaries
x8	s0/fp	Saved register/frame pointer
x9	s1	Saved register
x10-x11	a0-a1	Function arguments/return values
x12-x17	a2-a7	Function arguments
x18-x27	s2-s11	Saved registers
x28-x31	t3-t6	Temporaries
	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·

IPUG528-1.1E 36(403)

8 Instruction Set Overview 8.3 Atomic Instructions

# 8.3 Atomic Instructions

The RVA extension includes load-reserved/store-conditional and atomic memory operation (AMO) instructions.

# 8.3.1 Load-Reserved/Store-Conditional Instruction

AE250 tracks at most one physical address location for LR-SC instructions at a time. The reservation made by LR instruction is canceled after any memory operation or exception happens. The address of SC instructions must match the reserved address for SC to succeed.

# 8.3.2 Atomic Memory Operation Instruction

An atomic memory operation is expanded to LR-modify-SC sequences in AE250. The memory content is first loaded with the LR instruction, then the required operation is performed on the retrieved data, and the final result is written back to the memory by the SC instruction. The sequence will be retried again until it succeeds if the SC instruction fails.

# 8.4 Misaligned Memory Access

AE250 implements misaligned memory access to support accessing misaligned address without triggering any misaligned exceptions.

By controlling the mmisc\_ctl CSR, the scheme can be enabled or disabled. Please see Machine Miscellaneous Control Register for details.

# 8.4.1 Limitation

In the following cases, AE250 will still trigger misaligned exceptions even though the misaligned memory access scheme is enabled.

- Accesses to device regions
- Accesses across two different memory regions
- Atomic Accesses

# 8.5 Floating Point ISA Extension

AE250 supports the "F" and "D" Standard Extensions for accelerating the performance of floating point heavy applications. The supported configuration is indicated in the Machine ISA (misa) configuration register.

# 8.5.1 FPU Features

IPUG528-1.1E 37(403)

AE250 supports the following features:

- Fully pipelined MAC instructions
- Hardware subnormal handling
- All rounding modes
- Support of custom half-precision load/store. (See FLHW and FSHW of AndeStar V5 Instruction Extension Specification (UM165) for more information.

IPUG528-1.1E 38(403)

# 9 Physical Memory Attributes

# 9.1 Introduction

The memory space of the AE250 processor is divided into memory regions. Each region has a memory type, which determines its memory attributes. Two types of memories are provided: Device memory and Normal memory.

Normal memory regions are considered as cacheable regions. The content of these memory regions can be cached in the processor. This attribute is ignored if no caches are configured in a processor implementation. Normal memory regions can be further divided into write-back regions and write-through regions. Table 9-1 Normal Memory Attributeable 9-1 lists the behavior of these two regions.

**Table 9-1 Normal Memory Attribute** 

Regions	Write hit	Write-miss
Write-Back	Write to D-Cache	Write-allocate
Write-Through	Write-through	Write-no-allocate

Device memory regions (a.k.a. "device regions") are memory locations where an access to these locations may cause side effects. Device regions are non-cacheable and strongly-ordered. Accesses to device regions are guaranteed to be non-speculative and issued in program order. An access to a device region is not issued until all preceding accesses to device regions are finished.

On the other hand, accesses to the normal memory regions could be speculative and the order of accessing normal memory regions is not guaranteed. A load access to a normal memory region might bypass an earlier store access if there is no data dependency. In such a scenario, an explicit fence instruction is required to guarantee order.

Table 9-2 Memory Access Ordering shows ordering of two instructions

IPUG528-1.1E 39(403)

A and B, where A < B in program order.

**Table 9-2 Memory Access Ordering** 

A <b in="" order<="" program="" th=""><th>3</th></b>		3
A	Normal Memory	Device
Normal Memory	-	-
Device	-	<

# 9.2 Device Regions

Device regions are memory locations where accesses to the location may cause side effects. Accesses to device regions are non-cacheable and strongly-ordered.

Device regions and ILM/DLM/WRITETHROUGH should not overlap with each other. The behavior is undefined when device regions are overlapped with ILM/DLM/WRITETHROUGH.

# 9.3 Write-through Regions

Write-through regions are memory locations where memory writes will update both D-Cache and the system memory with write-no-allocate policy.

Write-through regions and ILM/DLM/DEVICE regions should not overlap with each other. The behavior is undefined when write-through regions are overlapped with ILM/DLM/DEVICE regions.

IPUG528-1.1E 40(403)

10 Local Memory 10.1 Introduction

# $10_{\text{Local Memory}}$

# 10.1 Introduction

Local memories store data or instructions that might either be accessed frequently or require deterministic access latency, such as interrupt service routines, system calls, video data, real-time systems, etc. AE250 supports both instruction local memory (ILM) and data local memory (DLM). They are dedicated address spaces that are independent of the memory subsystem. Accesses to them bypass the memory subsystem to achieve minimal latency. The Local Memory Base Address is specified by processor parameters described in Processor Configuration Options.

Local memories are memories and accesses to them are treated the same as to the cacheable memory space. It is not suitable to map device registers in the local memories.

The details of local memory usages are described in the subsequent sections.

# **10.2 Local Memory Spaces**

The AE250 processor supports three address spaces: the instruction local memory, the data local memory and the system bus (AHB) address spaces. The ILM address space is defined by ILM\_ BASE and ILM\_SIZE\_KB configuration parameters, and the DLM address space is defined by DLM\_ BASE and DLM\_SIZE\_KB configuration parameters. The base addresses of the Andes local memory should be aligned to its size (a power-of-2 size). See Processor Configuration Options for more information regarding the configuration parameters. Any addresses outside the local memory address spaces belong to the system bus address space.

Instruction fetches may go to the instruction local memory or the system bus while load/store data accesses may access all three regions of

IPUG528-1.1E 41(403)

spaces. The address spaces for ILM and DLM should not overlap each other for maximum compatibility across Andes processor products. The exact address space access priorities for the AE250 processor are defined in Table 10-1 Priorities for Instruction Fetches for instruction fetches and Table 10-2 Priorities for Data Accesses for load/store data accesses.

It is not recommended to set the instruction local memory base address to be the same as the data local memory base address. Otherwise, UNPREDICTABLE behavior might happen.

**Table 10-1 Priorities for Instruction Fetches** 

Address hit the	Address hit the	Actual space accessed
ILM space	DLM space	
No	No	AHB/AXI address space
No	Yes	AHB/AXI address space (not recommended; the ILM and DLM spaces should not overlap)
Yes	ONOTICE	TLM
162	0.101	OH:
Yes	Reiea	ILM (not recommended; the ILM and DLM spaces should not overlap)

**Table 10-2 Priorities for Data Accesses** 

Address hit the	Address hit the	Actual space accessed
ILM space	DLM space	
No	No	AHB/AXI address space
No	Yes	DLM
Yes	No	ILM
Yes	Yes	DLM
		(not recommended; the ILM and DLM spaces should not overlap)

## 10.3 Local Memory Address Range

The local memory address ranges are listed in Table 10-3 Local Memory Address Range (for ILM and DLM). LM\_BASE represents the base address field of the ILM and DLM local memory base address system registers (milmb.IBPA and mdlmb.DBPA).

IPUG528-1.1E 42(403)

LM Size	Start	End
4KiB	LM_BASE[63:12]	LM_BASE[63:12] + 0x000000FFF
8KiB	LM_BASE[63:13]	LM_BASE[63:13] + 0x000001FFF
16KiB	LM_BASE[63:14]	LM_BASE[63:14] + 0x000003FFF
32KiB	LM_BASE[63:15]	LM_BASE[63:15] + 0x000007FFF
64KiB	LM_BASE[63:16]	LM_BASE[63:16] + 0x00000FFFF
128KiB	LM_BASE[63:17]	LM_BASE[63:17] + 0x00001FFFF
256KiB	LM_BASE[63:18]	LM_BASE[63:18] + 0x00003FFFF
512KiB	LM_BASE[63:19]	LM_BASE[63:19] + 0x00007FFFF
1024KiB	LM_BASE[63:20]	LM_BASE[63:20] + 0x0000FFFFF
2048KiB	LM_BASE[63:21]	LM_BASE[63:21] + 0x0001FFFFF
4096KiB	LM_BASE[63:22]	LM_BASE[63:22] + 0x0003FFFFF
8192KiB	LM_BASE[63:23]	LM_BASE[63:23] + 0x0007FFFFF
16384KiB	LM_BASE[63:24]	LM_BASE[63:24] + 0x000FFFFFF

Table 10-3 Local Memory Address Range (for ILM and DLM)

## 10.4 Local Memory Usage Constraints

Local memories are optimized for access latency. As a result, the design imposes the following usage restrictions:

- The virtual address mapping for local memories should maintain consistent address offset mappings for the offset part of the address that indexes into the local memory.
- Accesses to the local memory are speculative. Devices with side effects on reads should not be mapped to this region.

## 10.5 Local Memory Interface

The local memory interface could be SRAM or AHB-Lite. This is configured through the Local Memory Interface option. If the value of option is ram, SRAM style of interface is configured. If the value is ahb-lite, the AHB-Lite interface will be used.

Table 10-4 Possible AHB-Lite Transactions Used by Local Memory Interfaces hows the possible transactions of AHB-Lite interface used by the Local Memory Interfaces.

Table 10-5 Instruction Local Memory Protection Control Signaland Table 10-6 Data Local Memory Protection Control Signalsummarize the possible HPROT combinations on AHB-lite interfaces for instruction/data local memories.

IPUG528-1.1E 43(403)

Table 10-4 Possible AHB-Lite Transactions Used by Local Memory Interfaces

Request types	Transaction Types
Write transfers	SINGLE WORD
	SINGLE HALFWORD
	SINGLE BYTE
Read transfers	SINGLE WORD

**Table 10-5 Instruction Local Memory Protection Control Signal** 

ILM_HPROT[3]	ILM_HPROT[2]	ILM_HPROT[1]	ILM_HPROT[0]	Description
Cacheable	Bufferable	Privileged	Data/Instruction	
1	0	0	0	User Instruction Fetch
	(055: -:-	0	1	User Data Access
	Official	1	0	Privileged Instruction Fetch
	Roleace	1	1	Privileged Data Access

Table 10-6 Data Local Memory Protection Control Signal

DLM_HPROT[3] Cacheable	DLM_HPROT[2] Bufferable	DLM_HPROT[1] Privileged	DLM_HPROT[0] Data/Instruction	Description
1	0	0	1	User Data Access
		1	1	Privileged Data Access

IPUG528-1.1E 44(403)

# 11 Local Memory Slave Port

#### 11.1 Introduction

The local memory slave port enables external bus masters to access the local memories of AE250. When an address exceeds ILM/DLM size, the higher address bits are ignored by the slave port. The slv\_huser signal of the local memory slave port interface selects which local memory to access:

**Table 11-1 Local Memory Slave Port Selection** 

slv_huser[0]	Selection
0	ILM
1	DLM

Local memory slave port contains a four-entry buffer for burst accesses or write accesses. Therefore, write transfers might temporarily be stored in the buffer. Local memory slave port performs prefetch on burst read transfers to shorten the total wait state of burst transfers.

Slave port accesses have lower priority than load/store operations and instruction fetches. When a slave port access is not granted in 4 cycles, the access is granted the highest priority to avoid starvation.

Note that AE250 does not include logics to guarantee atomicity of atomic instructions accessing the local memory address space when external masters access the same location through the local memory slave port. And AE250 also does not include the protection feature on LM slave port.

## 11.2 Latency of Transfer

The table below summarizes the minimum latency of transfers accessing LM slave port. For read transfers, the latency will be larger than the listed number if the request of LM slave port is not granted by AE250

IPUG528-1.1E 45(403)

instantly. For write transfers, the latency will be larger than the listed number when the internal 4-entry buffer is full.

**Table 11-2 Local Memory Slave Port Transfer Latency** 


Access Type	Minimal Latency
Single Read	5
Single Write	1
Burst Read(N Beats)	N+4
Burst Write(N Beats)	N

#### 11.3 Basic Transfer

The waveform below illustrates the best case of single-read accesses with 4 cycle wait states and single-write accesses with no wait state.

Note that BUS\_CLK is a pseudo-clock, please see Clock Domains for more information.

Figure 11-1 Single Access on the Local Memory Slave Port



### 11.4 Burst Transfer

Figure 11-2 Burst Read Access on the Local Memory Slave Port and Figure 11-3 Burst Write Access on the Local Memory Slave Port illustrate a 16-beat incremental burst read access and 16-beat wrapped burst write access. Note that extra wait states may be inserted if the data width of local memory slave port is not equal to the data width of local memory.

IPUG528-1.1E 46(403)






Figure 11-2 Burst Read Access on the Local Memory Slave Port





## 11.5 Support for Soft Error Protection

The local memory slave port would return bus errors to AHB masters as well as trigger local interrupts to AE250 when a 2-bit ECC error or parity error is detected.

The behavior of ECC logic for local memories is controlled by milmb.ECCEN/mdlmb.ECCEN. The encoding for errors encountered through accesses from the local memory slave port is summarized in the table below.

Correctable ECC errors only trigger local interrupts when ECCEN is equal to 3. Uncorrectable ECC errors would trigger local interrupts when ECCEN is equal to 2 or 3. The triggering of local interrupts is controlled by mie.IMECCI and the interrupt status is reported in mip.IMECCI. See Machine Interrupt Enable and Machine Interrupt Pending for detail.


Data returned through the local memory slave port is the ECC corrected version. For uncorrectable ECC errors, bus errors are reported when ECCEN is equal to 2 or 3.

IPUG528-1.1E 47(403)

Value	Local Interrupts	Data Returned
0	Disable parity/ECC.	Uncorrected data
1	Reserved.	Reserved
2	Generate local interrupts only on	Corrected data or bus errors
	uncorrectable parity/ECC errors.	
3	Generate local interrupts on any type of	Corrected data or bus errors
	parity/ECC errors.	

Extra wait state is needed while the size of a write transfer differs to the size of local memory. Figure 11-4 Various Size Write Transfers with ECC demonstrates an example of various size write transfers with ECC.

Figure 11-4 Various Size Write Transfers with ECC



## 11.6 Local Memory Slave Port Operation under WFI Mode

The local memory slave port is still accessible in WFI mode if the following conditions are met:

- The clock to AE250 should resume running while there is a transfer issued from the local memory slave port if core clk is deactivated in WFI mode.
- The clock to AE250 should only be turned off in the WFI mode when there is no more outstanding transfer on the local memory slave port.

IPUG528-1.1E 48(403)

12 Caches 12.1 Introduction

12<sub>Caches</sub>

#### 12.1 Introduction

AE250 has two caches, the instruction cache and the data cache. Both can be configured to 8KiB, 16KiB, 32KiB and 64KiB in size.

The cache organization information can be collected from the cache/memory configuration registers--micm\_cfg for the instruction cache and mdcm\_cfg for the data cache. The configuration choices are listed below and the format of the configuration registers could be found in Instruction Cache/Memory Configuration Register and Data Cache/Memory Configuration Register.

Table 12-1 Configuration Choices for the Instruction Cache

Items	Field Name	Choices
	(micm_cfg)	
Cache lines per	ISET	64, 128, 256, 512,
way		1024, 2048, 4096
Ways	IWAY	Direct-mapped,
		2-way, 4-way
Line size (bytes)	ISZ	32

Table 12-2 Configuration Choices for the Data Cache

Items	Field Name	Choices
	(mdcm_cfg)	
Cache lines per	DSET	64, 128, 256, 512,
way		1024, 2048, 4096
Ways	DWAY	Direct-mapped,
		2-way, 4-way
Line size (bytes)	DSZ	32

IPUG528-1.1E 49(403)

Total cache size = Cache lines per x way x Ways Line size

The replacement policy for 2-way and 4-way caches can be random or pseudo-LRU. The replacement policy for direct-mapped caches is irrelevant.

## **12.2 Cache Access Latency**

The access latency of the instruction cache and the data cache are listed below.

Table 12-3 Access Latency of the Instruction Cache

Instruction	Officiation	ghput (cycles/instruction)	Latency (cycles)
Fetch from I-Cache	(hit)	1	2
Fetch from I-Cache	(miss) lease	6	7

#### Note!

The latency should take system delay into consideration

Table 12-4 Access Latency of the Data Cache

Instruction	Throughput (cycles/instruction)	Latency (cycles)
Load word from D-Cache (hit)	1	2
Load word from D-Cache (miss)	5	7
Load byte/halfword from D-Cache	1	3
(hit)		
Load byte/halfword from D-Cache	5	7
(miss)		

#### Note!

The latency should take system delay into consideration

## 12.3 I-Cache Fill Operation

The instruction cache fill operation starts when a cacheable line is not in the I-Cache. A burst read request for the missed cache line is always sent first to the system bus to minimize the miss latency.

The fill operation may be aborted by system bus errors. A precise instruction access fault is triggered for the instruction fetch causing the cache miss operation if the error is on the critical word. If the error occurs on non-critical words, the fill operation will be canceled and the missed line will not be installed into I-Cache. Instruction fetches before the non-critical error word will not be affected since they have received the required data.

In Debug Mode, instruction fetches will not affect I-Cache contents. All I-Cache misses will not cause cache replacements in Debug Mode.

IPUG528-1.1E 50(403)

## 12.4 D-Cache Fill Operations

The D-Cache fill operation starts when a cacheable line is not in the D-Cache. A burst read request for the missed cache line is always sent first to the system bus to minimize the miss latency. The read request will be followed by a burst write request if cache eviction is required.

The fill operation may be aborted by system bus errors. A precise load/store access fault is triggered for the load/store instruction causing the cache miss operation if the error is for the critical word. If the error occurs on non-critical words, the fill operation will be canceled and the missed line will not be installed into D-Cache. Load instructions will not be affected by these errors since they have received the required data (the critical words). Store instructions will send a single bus request to write the data directly to the bus.

In Debug Mode, load/store instructions will minimally affect D-Cache contents. All cache misses will not cause cache replacements, and only dirty bits may be affected by accesses to cache lines that are already in D-Cache.

## **12.5 D-Cache Eviction Operations**

A burst write request will be sent to the system bus if a dirty line is evicted out of D-Cache. An imprecise bus-write error exception is triggered if the burst write request encounters system bus errors.

## 12.6 FENCE/FENCE.I Operations

FENCE/FENCE.I instructions can be used to write back or invalidate the cache content. The behavior of FENCE/FENCE.I is summarized in Table 12-5 Effects of FENCE/FENCE.I Instructions.

Table 12-5 Effects of FENCE/FENCE.I Instructions

Cache	FENCE	FENCE.I
I-Cache	None	Invalidate all cache lines
D-Cache	che Write back and invalidate all cache Write back all cache line	
	lines	

FENCE do not flush (write back and invalidate) D-cache on U-mode.

IPUG528-1.1E 51(403)

13 Bus Interface Unit 13.1 Introduction

# $13_{\text{Bus Interface Unit}}$


## 13.1 Introduction

The bus interface unit (BIU) is responsible for off-CPU accesses which include system memory accesses and memory-mapped register accesses in devices. AE250 supports AHB bus protocols.

## 13.2 BIU Block Diagram

The following figure shows the block diagram of the bus interface unit. Requests for the external bus can come from fetch, load, and store accesses to memory. BIU includes an arbiter, a command FIFO, a write-data FIFO, a response FIFO, and a bus master.

Figure 13-1 BIU Block Diagram



IPUG528-1.1E 52(403)

## 13.3 Supported Transaction Types

Table 13-1 AHB Transactions Used by summarizes the transactions that BIU uses to access the AHB bus.

Table 13-1 AHB Transactions Used by BIU

Request types	Transaction Types for 64-bit	Transaction Types for 32-bit
	Data Bus	Data Bus
Basic transfers	SINGLE WORD	SINGLE WORD
	SINGLE HALF WORD	SINGLE HALFWORD
Offic	SINGLE BYTE	SINGLE BYTE
Additional transfers when caches	WRAP4 DOUBLEWORD	WRAP8 WORD
are configured Relea	asej	

## **13.4 Atomic Operations**

Atomic operations are implemented by locking the bus using the HLOCK signal when AHB is supported. The HLOCK signal is asserted to lock the AHB bus once the LR instruction is executed. BIU will hold the lock until it executes the SC instruction or the internal lock is cleared.

Please see the usage descriptions for LR and SC instructions in The RISC-V Instruction Set Manual, Volume I: User-Level ISA (TD001) V2.2.

## 13.5 Low Latency AHB Access Mode

The low latency access option is designed to improve the bus access latency under low clock frequency conditions.

This mode comes with a couple restrictions:

- 1. Only AHB bus is supported.
- Bus must be synchronous. Although the bus clock could run slower (N:1 clock ratio) to reduce power consumption, the timing constraint must be 1:1 with respect to core\_clk during synthesis.
- Cycle time is sacrificed in order to shorten the access latency. Bus signals are used directly without flops so internal critical paths will appear in the SoC timing report — 1/2 of the bus cycle time should be reserved for internal paths of BIU.

IPUG528-1.1E 53(403)

14 Trap 14.1 Introduction

 $14_{\text{Trap}}$ 

#### 14.1 Introduction

According to RISC-V Privileged Architecture, a trap is a control flow change of normal instruction execution caused by an interrupt or an exception. An interrupt is a control flow change event initiated by an external source. An exception is a control flow change event generated as a by-product of instruction execution. When a trap happens, the processor stops processing the current flow of instructions, disables interrupts, saves enough states for later resumption, and starts executing a trap handler.

## 14.2 Interrupt

AE250 provides three interrupt inputs: timer interrupt, software interrupt and external interrupt. Timer interrupts and software interrupts are local interrupts in a RISC-V platform, which means each processor in the platform receives its own timer/software interrupts. External interrupts are global interrupts in a RISC-V platform, which means they are shared by all processors in a RISC-V platform. External interrupts are arbitrated and distributed by a platform level interrupt controller (PLIC) to processors in the RISC-V platform. Each external interrupt source can be assigned its own priority, and each interrupt target (e.g., RISC-V processors) could select which external interrupt sources it would handle. PLIC routes the highest priority interrupt source to the target processor. PLIC is described in Platform-Level Interrupt Controller (PLIC).

The mip CSR contains pending bits of these three interrupts, and mie CSR contains enable bits of these interrupts. The processor can selectively enable interrupts by manipulating the mie CSR, or globally disable interrupts by clearing the mstatus.MIE bit.

In addition to external interrupts, AE250 may generate internal interrupts for the following events:

IPUG528-1.1E 54(403)

14 Trap 14.3 Exception

 Local memory slave port parity/ECC error (See Floating Point ISA Extension and mie.IMECCI and mip.IMECCI)

- Bus-write transaction error (See mie.BWEI and mip.BWEI)
- Performance monitor overflow (See mie.PMOVI and mip.PMOVI)

## 14.3 Exception

AE250 implements the following exceptions:

- Instruction address misaligned exceptions
   Jump to misaligned addresses
- Instruction access faults
- Bus errors caused by instruction fetches
- Uncorrectable ECC errors when fetching trap handlers under the vector PLIC mode
- Illegal instructions
- Unsupported instructions
- Privileged instructions
- Accessing non-existent CSRs
- Accessing privileged CSRs
- Writing to read-only CSRs
- Executing Andes-specific instructions in the RISC-V compatibility mode (mmisc\_ctl.RVCOMPM== 1)
- Breakpoint exceptions
- Load address misaligned exceptions
- Load access faults
- Bus errors caused by load instructions
- ECC errors caused by load instructions
- Store/AMO address misaligned exceptions
- Store/AMO access faults
   ECC errors caused by store instructions
- Environment calls
- Stack overflow/underflow exception with StackSafe supported

# 14.4 Trap Handling

All traps are handled in M-mode. When a trap occurs, the following operations are applied:

- mepc is set to the current program counter.
- mstatus is updated.
- The MPP field is set to the current privilege mode

IPUG528-1.1E 55(403)

14 Trap 14.4 Trap 14.4 Trap Handling

- The MPIE field is set to mie
- The MIE field is set to 0
- mcause is updated.
- mtval is updated when any of address-misaligned, access-fault, or page-fault exceptions occur.
- The privilege mode is changed to M-mode.
- When mmisc\_ctl.VEC\_PLIC is 0, the program counter is set to the address specified by mtvec.
- When mmisc\_ctl.VEC\_PLIC is 1, the mtvec register will be the base address register of a vector table with 4-byte entries storing addresses pointing to interrupt service routines.
- mtvec[0] is for exceptions and non-external local interrupts. For these traps, the meause register records the trap type based on RISC-V definitions.
- mtvec[N] is for external PLIC interrupt source N. For the external PLIC interrupts, the mcause register records the interrupt source ID. The RISC-V architecture defines a two-level stack of interrupt-enable bits and privilege modes. To support nested traps, the trap handler should backup trap handling CSRs and enable the interrupt-enable bit.

After handling a trap, the MRET instruction can be executed for returning to the privilege mode before the trap. When a MRET instruction is executed, the following operations are applied:

- The program counter is set to mepc
- The privilege mode is set to mstatus.MPP
- mstatus is updated
- The MPP field is set to U-mode (or M-mode if U-mode is not supported)
- The MIE field is set to mpie
- The MPIE field is set to 1

IPUG528-1.1E 56(403)

# 15 Reset and Non-Maskable Interrupts

#### **15.1 Reset**

When the core\_reset\_n input signal is deasserted, the following operations are applied:

- CSRs are set to their reset values
- All integer registers (listed in Table 8-1 Integer Registers) are set to zero
- BTB is initialized
- Program execution starts with the address specified by the reset\_vector input signal

# 15.2 Non-Maskable Interrupts

Non-maskable interrupts (NMIs) are intended for handling hardware error conditions and are assumed to be non-resumable. They are triggered through the nmi input signal. The rising edge of the signal causes an immediate jump to an address stored in the mnvec register and transition of the privilege level to M-mode, regardless of the state of a hart's interrupt enable bit.

The following operations are applied when an NMI is taken:

- The mepc register is written with the address of the next instruction when the NMI was taken.
- The meause register is set to 1, indicating that NMI is caused by the nmi signal.
- The mstatus.MPP field records the privilege mode before NMI was taken
- The mstatus.MPIE field is set to the value of mstatus.xIE before NMI was taken. The "x" is active privilege mode before the NMI was taken.
- The mstatus.MIE field is set to 0.

IPUG528-1.1E 57(403)

# 16 Power Management

## 16.1 Wait-For-Interrupt Mode

The RISC-V WFI instruction enables the processor to enter the wait-for-interrupt (WFI) mode for reducing power consumption and power-gating of the processor should only happen when the processor is in the WFI mode.

Upon execution of a WFI instruction, the processor stops all activities and asserts the core\_wfi\_mode output signal to indicate that the processor is in WFI mode.

Once in WFI mode, memory transactions that are started before the execution of WFI are guaranteed to have been completed, all transient states of memory handling are flushed and no new memory accesses will take place. The core\_clk and bus\_clk\_en input signals can be safely changed in this period for frequency scaling. This is also the safe period to power-gate the processor while making the I/D-Cache SRAMs enter the state retention mode.

Slave port accesses are not disabled in WFI mode, but the processor requires core\_clk to access local memories. When slave port accesses are still needed in WFI mode, core\_clk should not be gated off.

When the processor is in WFI mode and is awoken by the nmi or debugint signals, it will resume and start to execute from the first instruction of NMI or debug interrupt service routine.

The processor can be awoken by the interrupts regardless the value of the global interrupt enable bit (mstatus.MIE). When the core is awoken by a taken interrupt, it will resume and start to execute from the corresponding interrupt service routine. When the core is awoken by a pending interrupt and mstatus.MIE is disabled, it will resume and start to execute from the instruction after the WFI instruction. Note that interrupts disabled by the mip CSR will not be able to awake the processor in WFI mode.

IPUG528-1.1E 58(403)

# 17 Memory Subsystem Error Protection

#### 17.1 Introduction

AE250 includes support for soft-error protection for the memory subsystems

### 17.1.1 Memory Subsystem Error Protection Scheme

Two memory subsystem error protection schemes are supported:

- Parity check
- Memory error detection through even parity check
- Detecting one bit error per byte
- Each 8-bit data requires one extra bit to store the parity bit
- ECC
- Single-Error-Correction, Double-Error-Detection (SEC-DED) ECC
- Single-bit errors can be detected and recovered
- Double-bit errors can be detected but may not be recovered
- Each 32-bit data requires seven extra bits to store the ECC code

### 17.1.2 Error Protected Memory Subsystem

The AE250 memory subsystems protected by the Parity/ECC scheme include:

- Cache memories
- Instruction caches (Tag RAM and Data RAM)
- Data caches (Tag RAM and Data RAM)
- Local memories
- ILM
- DLM

IPUG528-1.1E 59(403)

#### 17.1.3 Read-Modify-Write Operations

For data RAMs, the unit of ECC protection is one 32-bit word (four bytes). The ECC code is computed and written to the data RAMs along with the data word.

To write narrower data (e.g., a byte or a half word) into these RAMs, the processor must read data from the RAM, merge the read data with the write data, and then generate the ECC code for the merged data before writing back the merged data and the ECC code. This process is referred to as read-modify-write operations and these operations are done by hardware automatically in AE250.

For parity protected RAMs, the unit of parity protection is one byte. The parity bits could be generated directly for all kinds of partial word (bytes and half-words) writes without the need for the read-modify- write operations.

## 17.2 Parity/ECC Control Mode and Access types

For each protected memory, a Parity/ECC enable control flag is defined with three modes:

- Parity/ECC checking disabled
- Generating exceptions on uncorrectable Parity/ECC errors
- Generating exceptions on Parity/ECC errors

## 17.2.1 Parity/ECC Checking Disabled

The behavior of the Parity/ECC logic when Parity/ECC checking is disabled is:

- Reads from RAMs will not trigger the ECC circuit at all. The raw data is directly returned. But all writes to RAMs still update/regenerate Parity/ECC codes.
- No exceptions would be generated.
- No Parity/ECC related registers will be updated.
- The processor uses read-modify-write operations to store a partial word.

### 17.2.2 Generating Exceptions on Uncorrectable Parity/ECC Errors

The behavior of the Parity/ECC logic under this mode is:

 Parity/ECC checking is enabled and all writes to the RAMs update/regenerate Parity/ECC codes. Generating Exceptions on Parity/ECC Errors;

IPUG528-1.1E 60(403)

- The processor gets the error-corrected data from RAMs;
- The processor uses read-modify-write operations to store a partial word;
- For accesses by the main pipeline n the CPU core:
- No exception would be generated for correctable errors.
- Exceptions would be generated for uncorrectable errors.
- The related error reporting registers would be updated on all Parity/ECC errors.
- For accesses by the local memory slave port:
- No exception would be generated for any detected Parity/ECC errors.
- The standard bus error reporting mechanism is used to report uncorrectable errors for the slave port accesses.
- The slave port triggers local interrupts to signal that uncorrectable errors are detected.

#### 17.2.3 Generating Exceptions on Parity/ECC Errors

The behavior of the Parity/ECC logic under this mode is:

- Parity/ECC checking is enabled and all writes to the RAMs update/regenerate Parity/ECC codes.
- The processor gets the gets the error-corrected data from RAMs.
- The processor uses read-modify-write operations to store a partial word.
- For accesses by the main pipeline in CPU core:
- All detected Parity/ECC errors would generate exceptions.
- The related error reporting registers would be updated on all Parity/ECC errors.
- For accesses by the local memory slave port:
- No exception would be generated for any detected Parity/ECC errors.
- The standard bus error reporting mechanism is used to report uncorrectable errors for the slave port accesses.
- The slave port triggers local interrupts to signal that uncorrectable errors are detected.

### 17.2.4 Error Handling in Caches

The behavior of the cache ECC logic is controlled by the following CSR. See Cache Control Register for more information.

mcache\_ctl.IC\_ECCEN mcache\_ctl.DC\_ ECCEN.

IPUG528-1.1E 61(403)

The definitions of correctable and uncorrectable errors and their handling are summarized in Table 17-1 Handling Correctable Errors in Caches and Table 17-2 Handling Uncorrectable Errors in Caches.

**Table 17-1 Handling Correctable Errors in Caches** 

Error Type	Error Handling Action
One-bit parity errors or one-bit/two-bit ECC errors	The clean lines are invalidated and the correct copies from the next-level memory are brought back into the cache.
in clean cache lines	All lines in I-Cache are considered clean.
One-bit ECC errors in dirty cache lines	<ul> <li>All data in dirty lines are written back to the next-level memory after ECC correction.</li> </ul>
	<ul> <li>The dirty lines are then invalidated and the correct copies from the next-level memory are brought back into the cache.</li> </ul>

Table 17-2 Handling Uncorrectable Errors in Caches

Error Type	Error Handling Action
One-bit parity errors or	All data in the dirty lines are written back to the next-level memory.
two-bit ECC errors in dirty	<ul> <li>Data without ECC errors and with one-bit ECC errors are written back</li> </ul>
cache lines	after correction.
	- Data with one-bit parity error or two-bit ECC errors cannot be recovered
	and they are written back without correction.
	The dirty lines are then invalidated.

### 17.2.5 Error Handling in ILM and DLM

The actions when a Parity/ECC error is detected in ILM/DLM are listed in Table 17-3 Local Memory Parity/ECC Error Handling.

Table 17-3 Local Memory Parity/ECC Error Handling

Error Type	Error Handling Action
Correctable errors	The data is corrected and written back to ILM/DLM.
Uncorrectable errors	The data is not corrected and a Machine Error exception is triggered.

### 17.2.6 Behavior of Parity/ECC-Supported Local Memory Accesses

The behavior of Local Memory ECC logic is controlled by milmb.ECCEN/mdlmb.ECCEN. See Introduction and Data Local Memory Base Register for more information.

IPUG528-1.1E 62(403)

#### Table 17-4 Parity/ECC Behavior for Local Memory Operations

Operation	Parity/ECC Error Checking
Instruction fetches an instructions	d load/store Controlled by milmb. ECCEN/mdlmb. ECCEN.
Slave port accesses	Controlled by milmb.ECCEN/mdlmb.ECCEN.
	<ul> <li>No exception would be generated for detected Parity/ECC errors.</li> </ul>
	<ul> <li>Uncorrectable errors would be reported through error response.</li> </ul>
	<ul> <li>Uncorrectable errors trigger local interrupts.</li> </ul>

#### **Table 17-5 Types of Parity/ECC Error Exception**

Access Type	Target RAM	Precise/Imprecise
Instruction Fetches	Local memories	Precise
Load-type instructions	Local memories	Precise
Store-type instructions	Local memories	Precise

IPUG528-1.1E 63(403)

# 18 Control and Status Registers

## 18.1 Introduction

The sections below describe the registers in detail.

## 18.1.1 System Register Type

Term	Description
IM	Implementation dependent/determined
RO	Read-Only register/field. Any software write to RO register/field will be silently ignored by hardware.
RW	Read/Write register/field
W1S	Write 1 to Set
WLRL	Write/Read Only Legal Values

#### 18.1.2 Reset Value

Term	Description
DC	The reset value is Don't-Care.

## 18.1.3 CSR Listing

**Table 18-1 Machine Information Registers** 

Mnemonic Name	CSR Address
mvendorid	0xf11
marchid	0xf12
mimpid	0xf13
mhartid	0xf14

IPUG528-1.1E 64(403)

**Table 18-2 Machine Trap Related Registers** 

Mnemonic Name	CSR Address
mstatus	0x300
misa	0x301
medeleg	0x302
mideleg	0x303
mie	0x304
mtvec	0x305
mscratch	0x340
mepc	0x341
mcause	0x342
mtval	0x343
mip	0x344
mxstatus	0x7c4
mdcause	0x7c9

**Table 18-3 Counter Related Registers** 

Mnemonic Name	CSR Address
mcycle	0xb00
mcycleh	0xb80
minstret	0xb02
minstreth	0xb82
mhpmcounter3	0xb03
mhpmcounter4	0xb04
mhpmcounter5	0xb05
mhpmcounter6	0xb06
mhpmcounter3h	0xb83
mhpmcounter4h	0xb84
mhpmcounter5h	0xb85
mhpmcounter6h	0xb86
mcounteren	0x306
mhpmevent3	0x323
mhpmevent4	0x324
mhpmevent5	0x325
mhpmevent6	0x326
mcounterwen	0x7ce
mcounterinten	0x7cf
mcountermask_m	0x7d1
mcountermask_s	0x7d2
mcountermask_u	0x7d3
mcounterovf	0x7d4

IPUG528-1.1E 65(403)

**Table 18-4 Configuration Control & Status Registers** 

Mnemonic Name	CSR Address
micm_cfg	0xfc0
mdcm_cfg	0xfc1
mmsc_cfg	0xfc2

**Table 18-5 Trigger Registers** 

Mnemonic Name	CSR Address
tselect	0x7a0
Mnemonic Name	CSR Address
tdata1	0x7a1
tdata2	0x7a2
tdata3	0x7a3
tinfo	0x7a4
mcontrol	0x7a1
icount	0x7a1
itrigger	0x7a1
etrigger	0x7a1

**Table 18-6 Debug Registers** 

Mnemonic Name	CSR Address
dcsr	0x7b0
dpc	0x7b1
dscratch0	0x7b2
dscratch1	0x7b3
dexc2dbg	0x7e0
ddcause	0x7e1

IPUG528-1.1E 66(403)

Table 18-7 Memory and Miscellaneous Registers

Mnemonic Name	CSR Address
milmb	0x7c0
mdlmb	0x7c1
mecc_code	0x7c2
mnvec	0x7c3
mpft_ctl	0x7c5
mcache_ctl	0x7ca
mcctlbeginaddr	0x7cb
mcctlcommand	0x7cc
mcctldata	0x7cc
ucctlbeginaddr	0x80b
ucctlcommand	0x80c
mmisc_ctl	0x7d0

**Table 18-8 Hardware Stack Protection and Recording Registers** 

Mnemonic Name	CSR Address
mhsp_ctl	0x7c6
msp_bound	0x7c7
msp_base	0x7c8

**Table 18-9 CoDense Registers** 

Mnemonic Name	CSR Address
uitb	0x800

IPUG528-1.1E 67(403)

**Table 18-10 PMP Registers** 

pmpcfg0         0x3a0           pmpcfg1         0x3a1           pmpcfg2         0x3a2           pmpcfg3         0x3a3           pmpaddr0         0x3b0           pmpaddr1         0x3b1           pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr14         0x3b14           pmpaddr15         0x3b15	Mnemonic Name	CSR Address
pmpcfg2         0x3a2           pmpcfg3         0x3a3           pmpaddr0         0x3b0           pmpaddr1         0x3b1           pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpcfg0	0x3a0
pmpcfg3         0x3a3           pmpaddr0         0x3b0           pmpaddr1         0x3b1           pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b14	pmpcfg1	0x3a1
pmpaddr0         0x3b0           pmpaddr1         0x3b1           pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b14	pmpcfg2	0x3a2
pmpaddr1         0x3b1           pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpcfg3	0x3a3
pmpaddr2         0x3b2           pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr0	0x3b0
pmpaddr3         0x3b3           pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr1	0x3b1
pmpaddr4         0x3b4           pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr2	0x3b2
pmpaddr5         0x3b5           pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr3	0x3b3
pmpaddr6         0x3b6           pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr4	0x3b4
pmpaddr7         0x3b7           pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr5	0x3b5
pmpaddr8         0x3b8           pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr6	0x3b6
pmpaddr9         0x3b9           pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr7	0x3b7
pmpaddr10         0x3b10           pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr8	0x3b8
pmpaddr11         0x3b11           pmpaddr12         0x3b12           pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr9	0x3b9
pmpaddr12 0x3b12 pmpaddr13 0x3b13 pmpaddr14 0x3b14	pmpaddr10	0x3b10
pmpaddr13         0x3b13           pmpaddr14         0x3b14	pmpaddr11	0x3b11
pmpaddr14 0x3b14	pmpaddr12	0x3b12
F	pmpaddr13	0x3b13
nmnaddr15 0v3h15	pmpaddr14	0x3b14
priipaddi 13	pmpaddr15	0x3b15

## **18.2 Machine Information Registers**

## 18.2.1 Machine Vendor ID Register

Mnemonic Name: mvendorid

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0xf11 (standard read only)

MVENDORID 0

This read-only register provides the Andes JEDEC manufacturer ID: 0x0000031e.

Field Name	Bits	Description	Туре	Reset
MVENDORID	[31:0]	The manufacturer ID of Andes.	RO	0x0000031e

IPUG528-1.1E 68(403)


#### 18.2.2 Machine Architecture ID Register

Mnemonic Name: marchid

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xf12 (standard read only)



This register provides the micro-architecture id of AndesCore processor implementations. For AE250, marchid.CPU\_ID will be 0x0025. Note that the MSB of this register is 1 for commercial implementations of RISC-V processors.

Field Name	Bits	Description	Туре	Reset
CPU_ID	[30:0]	Andes CPU ID.	RO	0x0025


### **18.2.3** Machine Implementation ID Register

Mnemonic Name: mimpid

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0xf13 (standard read only)



This register provides the revision number of the AE250 processor. Please see AndesCore N25(F) Release Note (RN168) for exact values. It is documented in the release note as MAJOR.MINOR. EXTENSION.

Field Name	Bits	Description	Туре	Reset
EXTENSION	[3:0]	Revision extension.	RO	IM
MINOR	[7:4]	Revision minor.	RO	IM
MAJOR	[31:8]	Revision major.	RO	IM

## 18.2.4 Hart ID Register

Mnemonic Name: mhartid

IPUG528-1.1E 69(403)

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xf14 (standard read only)



This register provides the ID of the hardware thread. It is required that one of the hart IDs must be zero on a RISC-V platform. The value of this register is determined by the HARTO\_ID parameter.

Field Name	Bits	Description	Туре	Reset
MHARTID	[31:0]	Hart ID.	RO	HART0_ID

## 18.3 Machine Trap Related CSRs


#### 18.3.1 Machine Status

Mnemonic Name: mstatus

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x300 (standard read/write)



Field Name	Bits	Description		Туре	Reset
UIE	[0]	U-mode inte	rrupt enable bit.	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		

IPUG528-1.1E 70(403)

Bits	Description		Type	Reset					
[3]	M-mode inte	rrupt enable bit.	RW	0					
	Value	Meaning							
	0	Disabled							
Offici	all	Enabled							
Relea	UPIE holds	UPIE holds the value of the UIE bit prior to a trap.							
[7]		the value of the MIE bit prior to a	RW	0					
[12:11]	MPP holds the Encoding is	in Table 4. When U-mode is not	WLRL	3					
[14:13]	FS holds the the floating-pand f0 - f3 value of this processor do This field is processor had management. Illegal instruction of FS is update execution of FS is not C Changing the the contents In particular,	e status of the architectural states of point unit, including the fcsr CSR 31 floating-point data registers. The field is zero and read-only if the pes not have FPU. Primarily managed by software. The ardware assists the state at in two regards: ruction exceptions are triggered as Off. The ated to the Dirty state with the pof floating-point instructions when Dff. The setting of this field has no effect on of the floating-point register states. Setting FS to Off does not destroy	WLRL	0					
	Offici Relea [7]	[3] M-mode inte  Value  0  Officiant  [4] UPIE holds trap.  [7] MPIE holds trap.  [12:11] MPP holds trap.  [14:13] FS holds the the floating-pand f0 - f3 value of this processor do This field is processor hamanagement  • Illegal instruments when FS is update execution and FS is not Changing the the contents in particular, the states, in contents.  Value  0  1 2	[3] M-mode interrupt enable bit.  Value Meaning  0 Disabled  [4] UPIE holds the value of the UIE bit prior to a trap.  [7] MPIE holds the privilege mode prior to a trap.  Encoding is in Table 4. When U-mode is not available, this field is hardwired to 3.  [14:13] FS holds the status of the architectural states of the floating-point unit, including the fcsr CSR and f0 - f31 floating-point data registers. The value of this field is zero and read-only if the processor does not have FPU.  This field is primarily managed by software. The processor hardware assists the state managements in two regards:  • Illegal instruction exceptions are triggered when FS is Off.  • FS is updated to the Dirty state with the execution of floating-point instructions when FS is not Off.  Changing the setting of this field has no effect on the contents of the floating-point register states. In particular, setting FS to Off does not destroy the states, nor does setting FS to Initial clear the contents.  Value Meaning  0 Off  1 Initial  2 Clean	[3] M-mode interrupt enable bit.  Value Meaning  0 Disabled  1 Enabled  [4] UPIE holds the value of the UIE bit prior to a RW trap.  [7] MPTE holds the value of the MIE bit prior to a trap. Encoding is in Table 4. When U-mode is not available, this field is hardwired to 3.  [14:13] FS holds the status of the architectural states of the floating-point unit, including the fcsr CSR and f0 – f31 floating-point data registers. The value of this field is zero and read-only if the processor does not have FPU.  This field is primarily managed by software. The processor hardware assists the state managements in two regards:  • Illegal instruction exceptions are triggered when FS is Off.  • FS is updated to the Dirty state with the execution of floating-point instructions when FS is not Off.  Changing the setting of this field has no effect on the contents of the floating-point register states. In particular, setting FS to Off does not destroy the states, nor does setting FS to Initial clear the contents.  Value Meaning  0 Off  1 Initial  2 Clean					

IPUG528-1.1E 71(403)

Field Name	Bits	Description	Type	Reset						
XS	[16:15]	XS holds th	e status of the architectural states	RO	0					
		(ACE regist								
		of this field i	is zero if ACE extension is not							
		configured.								
	I Offici	This field is	primarily managed by software. The							
	D 1		ardware assists the state							
	( Kelea	managemei	nts in two regards:							
		<ul> <li>Illegal inst</li> </ul>								
		when XS	when XS is Off.							
		<ul> <li>XS is upd</li> </ul>	ated to the Dirty state with the							
		execution Off.	of ACE instructions when XS is not							
		Changing th	ne setting of this field has no effect on							
			s of ACE states. In particular, setting							
			pes not destroy the states, nor does							
			o Initial clear the contents.							
		Value	Meaning							
		0	Off							
		1	Initial							
		2	Clean							
		3	Dirty							
MPRV	[17]	When the M	RW	0						
		privilege for	load and store are specified by the							
		MPP field.								
MXR	[19]	MXR control	MXR controls whether execute-only pages are							
		readable. It	has no effect when page-based							
		virtual mem	ory is not in effect.							
		Value	Meaning							
		0	Execute-only pages are not							
			readable							
		1	Execute-only pages are readable							
SD	[31]	SD summar	izes whether either the FS field or	RO	0					
		XS field is d								

When supervisor mode or N extension is not supported, the corresponding bits in mstatus are hardwired to zero.

## 18.3.2 Machine ISA Register

Mnemonic Name: misa

IM Requirement: Required

IPUG528-1.1E 72(403)

#### Access Mode: Machine

#### CSR Address: 0x301 (standard read/write)

base integer ISA.

31 30 29	26 25			0
Base 0 Release Extensions		Extensions		
Field Name	Bits	Description	Туре	Reset
Extensions	[25:0]	See Table 71.	RO	IM
Base	[31:30]	The general purpose register width of the native	RO	1

•	
Value	Meaning
0	Reserved
1	32
2	64
3	128

#### Table 18-11 RISC-V Definition of the Extensions Field

Extension	Description
Α	Atomic extension
В	Tentatively reserved for Bit operations extension
С	Compressed extension
D	Double-precision floating-point extension
Е	RV32E base ISA
F	Single-precision floating-point extension
G	Additional standard extensions present
Н	Reserved
I	RV32l/64l/128l base ISA
J	Tentatively reserved for Dynamically Translated
	Languages extension
K	Reserved
L	Tentatively reserved for Decimal Floating-Point extension
М	Integer Multiply/Divide extension
	A B C D E F G H I J

IPUG528-1.1E 73(403)

Bit	Extension	Description
13	N	User-level interrupts supported
14	0	Reserved
15		Tentatively reserved for Packed-SIMD extension
16	Ollacia	Quad-precision floating-point extension
17	RolBac	Reserved
18	Theisas	Supervisor mode implemented
19	Т	Tentatively reserved for Transactional Memory extension
20	U	User mode implemented
21	V	Tentatively reserved for Vector extension
22	W	Reserved
23	X	Non-standard extensions present
24	Y	Reserved
25	Z	Reserved

## 18.3.3 Machine Interrupt Enable

Mnemonic Name: mie

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x304 (standard read/write)

31	19	18	17	16	15	12	11	10	9	8	7	6	5	4	3	2 1	0
0		PMOVI	BWEI	IMECCI	(	0	MEIE	0		UEIE	MTIE	0	)	UTIE	MSIE	0	USIE

Field Name	Bits	Description	1	Туре	Reset
USIE	[0]	U-mode soft	tware interrupt enable bit.	RW	0
		Value	Meaning		
		0	0 Disabled		
		1	Enabled		
			•		

IPUG528-1.1E 74(403)

MSIE	[3]	M-mode sof	tware interrupt enable bit.	RW	0
		Value	Meaning		
		0	Disabled		
	Offici		Enabled		
UTIE	[4]	U-mode tim	er interrupt enable bit.	RW	0
	(Relea	Value	Meaning		
		0	Disabled		
		1	Enabled		
MTIE	[7]	M-mode tim	er interrupt enable bit.	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		
UEIE	[8]	U-mode ext	ernal interrupt enable bit.	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		
MEIE	[11]	M-mode ext	ernal interrupt enable bit.	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		
IMECCI	[16]	Imprecise E	CC error local interrupt enable bit.	RW	0
		The process	sor may receive imprecise ECC error		
		on slave po	t accesses or cache writebacks.		
		Value	Meaning		
		0	Disabled		
		1	Enabled		

IPUG528-1.1E 75(403)

Bits	Description	l .	Type	Reset
[17]	Bus-write tra	ansaction error local interrupt enable	RW	0
	bit. The prod	cessor may receive bus-write errors		
	on store inst	ructions or cache writebacks.		
	Value	Meaning		
Offici	al o	Disabled		
Relea	se l	Enabled		
[18]	Performance	monitor overflow local interrupt	RW	0
	enable bit.			
	Value	Meaning		
	0	Disabled		
	1	Enabled		
	Offici Relea	[17] Bus-write tra bit. The proc on store inst  Value  Official 0  Release  [18] Performance enable bit.  Value	[17] Bus-write transaction error local interrupt enable bit. The processor may receive bus-write errors on store instructions or cache writebacks.  Value Meaning  Disabled  I Enabled  [18] Performance monitor overflow local interrupt enable bit.  Value Meaning  0 Disabled	[17] Bus-write transaction error local interrupt enable bit. The processor may receive bus-write errors on store instructions or cache writebacks.  Value Meaning  Disabled  I Enabled  [18] Performance monitor overflow local interrupt enable bit.  Value Meaning  0 Disabled

When supervisor mode or N extension is not supported, the corresponding bits in mie are hardwired to zero.

Each local interrupt can be configured with a local interrupt number. Bit location of interrupts are the same as their interrupt numbers. Register fields above show the default bit location.

## 18.3.4 Machine Interrupt Pending

Mnemonic Name: mip

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x344 (standard read/write)

			16												
0	PMOVI	BWEI	IMECCI	0	)	MEIP	0	Т	UEIP	MTIP	0	UTIP	MSIP	0	USIP

Field Name	Bits	Description		Туре	Reset
USIP	[0]	U-mode sof	tware interrupt pending bit.	RW	0
		Value	Meaning		
		0	Not pending		
		1	Pending		
			•		

IPUG528-1.1E 76(403)

Field Name	Bits	Description	1	Type	Reset
MSIP	[3]	M-mode sof	RO	0	
		Value	Meaning		
		0	Not pending		
	Offic	ial	Pending		
UTIP	[4]	U-mode tim	RW	0	
	Relea	Value	Meaning		
		0	Not pending		
		1	Pending		
MTIP	[7]	M-mode timer interrupt pending bit.		RO	0
		Value	Meaning		
		0	Not pending		
		1	Pending		
UEIP	[8]	U-mode external interrupt pending bit.		RW	0
		Value	Meaning		
		0	Not pending		
		1	Pending		
MEIP	[11]	M-mode external interrupt pending bit.		RO	0
		Value	Meaning		
		0	Not pending		
		1	Pending		
IMECCI	[16]	Imprecise ECC error local interrupt enable bit.		RW	0
		The process			
		on slave port accesses or cache writebacks.			
		Value	Meaning		
		0	Not pending		
		1	Pending		

IPUG528-1.1E 77(403)

Field Name	Bits	Description	1	Type	Reset
BWEI	[17]	Bus-write tra	ansaction error local interrupt	RO	0
		pending bit.	The processor may receive		
		bus-write er	rors on store instructions or cache		
		writebacks.			
	Offici	Value	Meaning		
	Dalas	0	Not pending		
	Relea	se	Pending		
PMOVI	[18]	Performance	e monitor overflow local interrupt	RO	0
		pending bit.			
		Value	Meaning		
		0	Not pending		
		1	Pending		

Each local interrupt can be configured with a local interrupt number. Bit location of interrupts are the same as their interrupt numbers. Register fields above show the default bit location.

### 18.3.5 Machine Trap Vector Base Address

Mnemonic Name: mtvec

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x305 (standard read/write)

31			2	1	0
	<b>I</b> Re	ease	BASE[31:2]		0

This register determines the base address of the trap vector. The least significant 2 bits are hard-wired to zeros. When the configured address width is less than 32, the upper bits are hard-wired to zeros. When mmisc\_ctl.VEC\_PLIC is 0 (PLIC is not in the vector mode), this register indicates the entry points for the trap handler and it may point to any 4-byte aligned location in the memory space.

On the other hand, when mmisc\_ctl.VEC\_PLIC is 1 (PLIC is in the vector mode), this register will be the base address of a vector table with 4-byte entries storing addresses pointing to interrupt service routines. And this register should be aligned to 4096 byte (4 KiB) boundary.

- \*mtvec[0] is for exceptions and non-external local interrupts.
- \* mtvec[N] is for external PLIC interrupt source N coming from mip.MEIP.
  - \* mtvec[1024+N] is for external PLIC interrupt source N coming from
  - \*\* mip.UEIP when mideleg.UEI == 0 for M/U system.

IPUG528-1.1E 78(403)

Field Name	Bits	Description	Туре	Reset
BASE[31:2]	[31:2]	Base address for interrupt and exception	RW	0
		handlers. See description above for alignment		
		requirements when PLIC is in the vector mode.		

### 18.3.6 Machine Exception Program Counter

Mnemonic Name: mepc

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x341 (standard read/write)



This register is written with the virtual address of the instruction that encountered traps and/or NMIs when these events occurred.

Field Name	Bits	Description	Type	Reset
EPC	[31:1]	Exception program counter.	RW	0

## 18.3.7 Machine Cause Register

Mnemonic Name: mcause

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x342 (standard read/write)



This register indicates the cause of trap, reset, NMI or the interrupt source ID of vector interrupt.

This register is updated when trap, reset, NMI or vector interrupt occurs.

Field Name	Bits	Description	Туре	Reset
EXCEPTION_CODE	[9:0]	Exception Code.	RW	0
INTERRUPT	[31]	Interrupt.	RW	0

The following tables show the possible values of mcause:

IPUG528-1.1E 79(403)

Table 18-12 Possible Values of meause After Trap

Interrupt	Exception	Description
	Code	
1	3	Machine software interrupt
1	7	Machine timer interrupt
1	11	Machine external interrupt
1	16	Slave port ECC error interrupt (M-mode)
1	17	Bus write transaction error interrupt (M-mode)
1	18	Performance monitor overflow interrupt(M-mode)
0	0	Instruction address misaligned
0	1	Instruction access fault
0	2	Illegal instruction
0	3	Breakpoint
0	4	Load address misaligned
0	5	Load access fault
0	6	Store/AMO address misaligned
0	7	Store/AMO access fault
0	8	Environment call from U-mode
0	9	Environment call from S-mode
0	10	Reserved
0	D'OL	Environment call from M-mode
0	12	Instruction page fault
0	13	Load page fault
0	14	Reserved
0	15	Store/AMO page fault
0	32	Stack overflow exception
0	33	Stack underflow exception
0	40-47	Andes Custom Extension exception (see AndeStar Custom Extension
		Specification CUM009 for more details)

#### Table 18-13 Possible Values of meause after Reset

Interrupt	Exception Code	Description
0	0	Reset by core_reset_n

#### Table 18-14 Possible Values of meause after NMI

Interrupt	Exception Code	Description	
0	1	NMI triggered	

### Table 18-15 Possible Values of meause after Vector Interrupt

mcause	Description
Interrupt source	Interrupt source ID when vector interrupt occurs
ID	

IPUG528-1.1E 80(403)

### 18.3.8 Machine Trap Value

Mnemonic Name: mtval

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x343 (standard read/write)



This register is updated when a trap is taken to M-mode. The updated value is dependent on the cause of traps:

- For hardware breakpoint exceptions, address-misaligned exceptions, access-fault exceptions, or page-fault exceptions, it is the effective faulting addresses.
- For illegal instruction exceptions, the updated value is the faulting instruction. If the length of the instruction is less than XLEN bits long, the upper bits of mtval are cleared to zero.
- For other exceptions, mtval is set to zero.

For instruction-fetch access faults, this register will be updated with the address pointing to the portion of the instruction that caused the fault, while the mepc register will be updated with the address pointing to the beginning of the instruction.

When the configured address width is less than 32, the upper bits are hard-wired to zeros.

Field Name	Bits	Description	Туре	Reset
MTVAL	[31:0]	Exception-specific information for software trap	RW	0
		handling.		

## 18.3.9 Machine Scratch Register

Mnemonic Name: mscratch

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x340 (standard read/write)

31		0
	l Release l	MSCRATCH

This is a scratch register for temporary data storage, which is typically

IPUG528-1.1E 81(403)

### used by the M-mode trap handler.

Field Name	Bits	Description	Туре	Reset
MSCRATCH	[31:0]	Scratch register storage.	RW	0

### 18.3.10 Machine Extended Status

Mnemonic Name: mxstatus

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0x7c4 (non-standard read/write)

31 1	0	9	6	5	4	3	2	1	0	_
0		0		PDME	DME	0	)	PPFT_EN	PFT_EN	]

Field Name	Bits	Description	Туре		
PFT_EN	[0]	Enable performance throttling. When throttling is	RW	0	
		enabled, the processor executes instructions at			
		the performance level specified in mpft_ctl.			
		T_LEVEL. On entering a trap:			
	I Offici	PPFT_EN ← PFT_EN;			
	Dala	<ul><li>PFT_EN   mpft_ctl.FAST_INT ?0:</li></ul>			
	( Kelea	SPFT_EN;			
		On executing an MRET instruction:			
		<ul> <li>PFT_EN ← PPFT_EN;</li> </ul>			
		This field is hardwired to 0 if the PowerBrake			
		feature is not supported.			
PPFT_EN	[1]	For saving previous PFT_EN state on entering a	RW	0	
		trap. This field is hardwired to 0 if the			
		PowerBrake feature is not supported.			
DME	[4]	Data Machine Error flag. It indicates an	RW	0	
		exception occurred at the data cache or data			
		local memory (DLM).			
		It will be set by Data parity/ECC error exceptions.			
PDME	[5]	For saving previous DME state on entering a	RW	0	
		trap. This field is hardwired to 0 if data cache			
		and data local memory are not supported.			

## 18.3.11 Machine Detailed Trap Cause

Mnemonic Name: mdcause
IM Requirement: Required

IPUG528-1.1E 82(403)

Access Mode: Machine

**CSR Address**: 0x7c9 (non-standard read/write)

31				2 1	
	<u>l Kele</u>	ase	0		MDCAUSE
Field Name	Bits	Description		Туре	Reset
MDCAUSE	[1:0]	•	further disambiguates causes of	RW	0
		traps recorde	ed in the mcause register:		
		• When mca	ause == 1 (Instruction access fault)		
		Value	Meaning		
	Offici   Relea	al þ	Reserved		
	Rolpa	co 1	ECC/Parity error		
	(Merea	2	PMP instruction access violation		
		3	Bus error		
		• When mca	ause == 2 (Illegal instruction)		
		Value	Meaning		
		0	Please parse mtval CSR		
		1	FP disabled exception		
		2	ACE disabled exception		
		• When moa	ause == 5 (Load access fault)		
		Value	Meaning		
		0	Reserved		
		1	ECC/Parity error		
		2	PMP load access violation		
		3	Bus error		
		• When mca	ause == 7 (Store access fault)		
		Value	Meaning		
		0	Reserved		
		1	ECC/Parity error		
		2	PMP store access violation		
		3	Bus error		
		For other e	exceptions and interrupts, this		

## 18.4 Counter Related CSRs

## **18.4.1 Machine Cycle Counter**

Mnemonic Name: mcycle and mcycleh

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xb00 and 0xb80 (standard read/write)

register will not be updated.

IPUG528-1.1E 83(403)

The mcycle CSR counts the number of cycles that the hart has executed since some arbitrary time in the past. The mcycle register has 64-bit precision. For RV32 processors like N25(F), reads of the mcycle CSR return the lower 32 bits, while reads of the mcycleh CSR return bits 63–32 of the mcycle CSR.

### 18.4.2 Machine Instruction-Retired Counter

Mnemonic Name: minstret and minstreth

IM Requirement: Required

Access Mode: Machine

**CSR Address**: 0xb02 and 0xb82 (standard read/write)

The minstret CSR counts the number of instructions that the hart has retired since some arbitrary time in the past. The minstret register has 64-bit precision. For RV32 processors like N25(F), reads of the minstret CSR return the low 32 bits, while reads of the minstreth CSR return bits 63–32 of the minstret CSR.

### **18.4.3 Machine Performance Monitoring Counter**

**Mnemonic Name**: mhpmcounter3-mhpmcounter6 and mhpmcounter3h-mhpmcounter6h

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xb03 to 0xb06 and 0xb83 to 0xb86 (standard

read/write)

The mhpmcounter3-mhpmcounter6 and mhpmcounter3h-mhpmcounter6h CSRs count the number of selected events, which are selected by mhpmevent3-mhpmevent6.

### **18.4.4 Machine Performance Monitoring Event Selector**

Mnemonic Name: mhpmevent3-mhpmevent6

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x323 to 0x326 (standard read/write)

The event selectors are defined in Table 18-16 Event Selectors.

Micro-architectural events are mostly speculative in nature. The counted

IPUG528-1.1E 84(403)

events could include events caused by speculative actions, unless they are defined to be non-speculative in the comment section. In particular, retired instruction counts are non-speculative counts.

**Table 18-16 Event Selectors** 

	TYPE	SEL	Event Name	Comment
	0	1	Cycle count	Number of elapsed processor clock cycles.
	0	2	Retired instruction count	Number of retired instructions.
	0	3	Integer load instruction co	unt Number of retired load instructions (including LR).
	0	4	Integer store instruction co	unt Number of retired store instructions (including SC).
	0	5	Atomic instruction count	Number of retired atomic instructions (LR and SC
				not included).
	0	6	System instruction count	Number of retired SYSTEM instructions
				(instructions with major opcode equal to
				0b1110011).
	0	7	Integer computational	Number of retired integer computational
			instruction count	instructions.
	0	8	Conditional branch instruction	tion Number of retired conditional branch instructions.
	0	9	Taken conditional branch	Number of retired conditional branch instructions
			instruction count	that are taken.
	0	10	JAL instruction count	Number of retired JAL instructions.
	0	11	JALR instruction count	Number of retired JALR instructions.
				This event selector also counts the events
				monitored by the return instruction count event
				selector defined in the next row.
0	12	Retur	rn instruction count	Number of retired return instructions. Return
				instructions are JALR instructions with zero
				immediate offset and the following operands:
				<ul> <li>(rd != x1/x5) and (rs1 == x1/x5)</li> </ul>
				<ul> <li>rd == x1 and rs1 == x5</li> </ul>
				<ul> <li>rd == x5 and rs1 == x1</li> </ul>
0	13	Contr	rol transfer instruction	Number of retired unconditional jumps (JAL and
		count	t	JALR) and conditional branch instructions.
0	14	EXEC	. IT instruction count	Number of retired EXEC.IT instructions.
0	15	Integ	er multiplication	Number of retired integer multiplication
		instru	iction count	instructions.
0	16	Integ	er division instruction	Number of retired integer division/remainder
		count	t	instructions.
0	17	Floati	ing-point load instruction	Number of retired floating-point load instructions.
		count	t	
0	18	Floati	ing-point store instruction	Number of retired floating-point store instructions.
		count	•	

IPUG528-1.1E 85(403)

TYPE	SEL	Event Name	Comment
0	19	Floating-point addition	Number of retired floating-point
		instruction count	addition/subtraction instructions.
0	20	Floating-point multiplication	Number of retired floating-point multiplication
		instruction count	instructions.
0	21	Floating-point fused	Number of retired floating-point fused
		multiply-add instruction count	multiply-add/subtraction instructions (FMADD,
			FMSUB, FNMSUB, FNMADD).
0	22	Floating-point division or	Number of retired floating-point
		square-root instruction count	division/square-root instructions.
0	23	Other floating-point instruction	Number of retired floating-point instructions not
		count	counted by the previous floating-point instruction
			event selectors.
1	0	ILM access	Number of ILM transfers, including speculative
			instruction fetch, load/store accesses, ECC repair
			and slave port accesses.
1	1	DLM access	Number of DLM transfers, including speculative
			load/store accesses, ECC repair and slave port
			accesses.
1	2	I-Cache access	Number of completed ICACHE fetch access.
1	3	I-Cache miss	Number of ICACHE fetch miss.
1	4	D-Cache access	Number of completed DCACHE load-and-store
			access. Misaligned load/store accesses might
			increase this counter by either one or two,
			depending on access sizes and alignments. Only
			misaligned accesses crossing two cache lines are
			guaranteed to result in increment of two.
1	5	D-Cache miss	The event counts the number of DCACHE
			load-and-store miss. Misaligned load/store
			accesses might increase this counter by either
			zero, one or two, depending on access sizes,
			alignments and whether the accessed lines are in
			D-Cache.
1	6	D-Cache load access	Number of completed DCACHE load access. See
			the D-Cache access count event selector for the
			handling of misaligned load accesses.

IPUG528-1.1E 86(403)

TYPE	SEL	Event Name	Comment
1	7	D-Cache load miss	Number of DCACHE load miss. See the D-Cache
			miss count event selector for the handling of
			misaligned load accesses.
1	8	D-Cache store access	Number of completed DCACHE store access. See
		Polosco	the D-Cache access count event selector for the
		Release	handling of misaligned load accesses.
1	9	D-Cache store miss	Number of DCACHE store miss. See the D-Cache
			miss count event selector for the handling of
			misaligned load accesses.
1	10	D-Cache writeback	Number of D-Cache writeback.
1	11	Cycles waiting for I-Cache fill	Number of cycles waiting for the return of the
		data	critical word of I-Cache misses from the system
			bus. This event selector does not monitor
			accesses to I/O regions or accesses to cacheable
			regions when I-Cache is turned off.
1	12	Cycles waiting for D-Cache fill	Number of cycles waiting for the return of the
		data	critical word of D-Cache misses from the system
			bus. This event selector does not monitor
			accesses to I/O regions or accesses to cacheable
			regions when D-Cache is turned off.
1	13	Uncached fetch data access	Number of cycles waiting for the instruction data to
		from bus	return from the system bus. This event selector
			monitors accesses to I/O regions or accesses to
			cacheable regions when I-Cache is not configured
			or off.
1	14	Uncached load data access	Number of cycles waiting for the load data to return
		from bus	from the system bus. This event selector monitors
			accesses to I/O regions or accesses to cacheable
			regions when D-Cache is not configured or off.
1	15	Cycles waiting for uncached	Number of accesses of uncached instruction data
		fetch data from bus	returning from the system bus. This event selector
			monitors accesses to I/O regions or accesses to
			cacheable regions when I-Cache is not configured
			or off.

IPUG528-1.1E 87(403)

TYPE	SEL	Event Name	Comment
1	16	Cycles waiting for uncached	Number of accesses of uncached load data
		load data from bus	returning from the system bus. This event selector
		066	monitors accesses to I/O regions or accesses to
		Official )	cacheable regions when D-Cache is not
		Dalassa	configured or off.
2	0	Misprediction of conditional	Number of misprediction of committed conditional
		branches (direction)	branches.
2	1	Misprediction of taken	Number of misprediction of committed taken
		conditional branches	conditional branches.
		(direction)	
2	2	Misprediction of targets of	Number of misprediction of committed Return
		Return instructions	instruction.
2	3	Replay for load-after-store or	A load-after-store replay happens when a load hits
		store-after-store cases	a prior store in the pipeline with overlapping
			addresses. A store-after-store replay happens
			when a store hits a prior store in the pipeline with
			overlapping addresses.


### 18.4.5 Machine Counter Enable

Mnemonic Name: mcounteren

**IM Requirement**: Required if User mode is implemented

Access Mode: Machine

**CSR Address**: 0x306 (standard read/write)



The machine counter-enable register controls the availability of the hardware performance monitoring counters to the next-lowest privileged mode. The default value of this register is 0.

When CY, TM, IR, HPM3, HPM4, HPM5, or HPM6 in the mcounteren register is clear, attempts to read the cycle, time, instret, hpmcounter3, hpmcounter4, hpmcounter5, or hpmcounter6 registers while executing in U-mode (M/U configuration) or S-mode (M/S/U configuration) will cause an illegal instruction exception. When one of these bits is set, accessing to the corresponding register is permitted in the next implemented privilege mode.

IPUG528-1.1E 88(403)

#### 18.4.6 Machine Counter Write Enable

Mnemonic Name: mcounterwen

**IM Requirement**: mmsc\_cfg.PMNDS == 1 and misa[20] == 1

Access Mode: Machine

CSR Address: 0x7CE (non-standard read/write)



The machine counter write enable register controls the permission of writing the hardware performance monitoring counters in the next-lowest privileged mode and M-mode itself. The default value of this register is 0.

When CY, IR, HPM3, HPM4, HPM5, or HPM6 in the mcounterwen register is clear, attempts to write the cycle, time, instret, hpmcounter3, hpmcounter4, hpmcounter5, or hpmcounter6 registers while executing in U-mode (M/U configuration) or S-mode (M/S/U configuration) will cause an illegal instruction exception. When one of these bits is set, writing to the corresponding register is permitted in the next implemented privilege mode.

### 18.4.7 Machine Counter Interrupt Enable

Mnemonic Name: mcounterinten

**IM Requirement**: mmsc\_cfg.PMNDS == 1

Access Mode: Machine

**CSR Address**: 0x7CF (non-standard read/write)



The machine counter interrupt enable register controls whether a counter overflow interrupt is generated or not. The default value of this register is 0.

When CY, IR, HPM3, HPM4, HPM5, or HPM6 in the mcounterinten register is clear, no overflow interrupt is generated for the corresponding counter. When one of these bits is set, an interrupt will be generated when the corresponding counter overflows (the counter value wraps around back to 0).

IPUG528-1.1E 89(403)

#### 18.4.8 Machine Counter Mask for Machine Mode

**Mnemonic Name**: mcountermask\_m

**IM Requirement**: mmsc\_cfg.PMNDS == 1 and misa[20] == 1

Access Mode: Machine

CSR Address: 0x7D1 (non-standard read/write)



The machine counter mask for M-mode register controls the performance counter behavior in Mmode. The default value of this register is 0.

When CY, IR, HPM3, HPM4, HPM5, or HPM6 in the mcountermask\_m register is set, the specific counter will not be incremented in M-mode.

The setting in this register also controls the privileged mode of the overflow local interrupt when the corresponding counter overflows for the M/S/U configuration: For any bit in this register, if the corresponding counter overflows, an M-mode interrupt is triggered if the bit is zero and an S-mode interrupt is triggered if the bit is one.

On the other hand, a counter overflow will always generate an M-mode interrupt for the M/U configuration, regardless of the settings in this register.


## 18.4.9 Machine Counter Mask for Supervisor Mode

Mnemonic Name: mcountermask s

**IM Requirement**: mmsc\_cfg.PMNDS == 1 and misa[18] == 1

Access Mode: Machine

CSR Address: 0x7D2 (non-standard read/write)



The machine counter mask for S-mode register controls the performance counter behavior in S-mode. The default value of this register is 0.

#### 18.4.10 Machine Counter Mask for User Mode


Mnemonic Name: mcountermask\_u

IM Requirement: mmsc\_cfg.PMNDS == 1 and misa[20] == 1

IPUG528-1.1E 90(403)

Access Mode: Machine

CSR Address: 0x7D3 (non-standard read/write)



The machine counter mask for U-mode register controls the performance counter behavior in U-mode. The default value of this register is 0.

#### 18.4.11 Machine Counter Overflow Status

Mnemonic Name: mcounterovf

**IM Requirement**: mmsc\_cfg.PMNDS == 1

Access Mode: Machine

CSR Address: 0x7D4 (non-standard read/write)



The machine counter overflow status register records the overflow status of performance counters. When a bit is set, it indicates that an overflow has happened to the corresponding counter. Write 1 to each bit will clear the overflow state for the corresponding counter.

## 18.5 Configuration Control & Status Registers


## 18.5.1 Instruction Cache/Memory Configuration Register

Mnemonic Name: micm\_cfg

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xfc0 (non-standard read only)



This register provides information about configurations of instruction cache and instruction memory.

IPUG528-1.1E 91(403)

Field Name	Bits	Description	n	Type	Reset	
ISET	[2:0]	I-Cache set	s (# of cache lines per way):	RO	IM	
		Value	Meaning			
		0	64			
		1	128			
		2	256			
		3	512			
		4	1024			
		5	2048			
		6	4096			
		7	Reserved			
IWAY	[5:3]	Associativit	y of I-Cache:	RO	IM	
		Value	Meaning			
		0	Direct-mapped			
		1	2-way			
		2	3-way			
		3	4-way			
		4	5-way			
		5	6-way			
		6	7-way			
		7	8-way			

IPUG528-1.1E 92(403)

Field Name	Bits	Description	า	Type	Reset
ISZ	[8:6]	I-Cache blo	ck (line) size:	RO	IM
		Value	Meaning		
		0	No I-Cache		
			8 bytes		
	Offici Relea	d 2	16 bytes		
	Relea	3	32 bytes		
	Ticica	4	64 bytes		
		5	128 bytes		
		6,7	Reserved		
ILCK	[9]	I-Cache lock	king support:	RO	IM
		Value	Meaning		
		0	No locking support		
		1	With locking support		
IC_ECC	[11:10]	I-Cache sof	t-error protection scheme:	RO	IM
		Value	Meaning		
		0	No parity/ECC		
		1	Parity		
		2	ECC		
		3	Reserved		
ILMB	[14:12]	Number of I	LM base registers present:	RO	IM
		Value	Meaning		
		0	No ILM base register present	<u> </u>	
		1	One ILM base register present	İ	
		2-7	Reserved	İ	

IPUG528-1.1E 93(403)

	Field Name	Bits	Descrip	tion	Туре	Reset
	ILMSZ	[19:15]	ILM Size	:	RO	IM
			Valu	e Meaning		
			0	0 Byte		
		(055)		1 KiB		
		Offici Relea	2	2 KiB		
		Polos	3	4 KiB		
		Therea	4	8 KiB		
			5	16 KiB		
			6	32 KiB		
			7	64 KiB		
			8	128 KiB		
			9	256 KiB		
			10	512 KiB		
			11	1 MiB		
			12	2 MiB		
			13	4 MiB		
			14	8 MiB		
			15	16 MiB		
			16-3	1 Reserved		
	ILM_ECC	[22:21]	ILM soft-	error protection scheme:	RO	IM
			Valu	Meaning		
			0	No parity/ECC		
			1	Parity		
			2	ECC		
			3	Reserved		
	ONLY	[00] II M	Looft arra	r protection scheme	RO	IM
ILIVI_^	ONLY			<u> </u>		IIVI
			Value	Meaning	_	
			0	ILM is not execute-only		
			1	ILM is execute only		
SETH		[24] This	s bit exter	ds the ISET field.	RO	IM

## 18.5.2 Data Cache/Memory Configuration Register

Mnemonic Name: mdcm\_cfg

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xfc1 (non-standard read only)

IPUG528-1.1E 94(403)

31	25	24	23	22	21	20	19	15	14	12	11	10	9	8 6	5 3	2 (	)
	0	SETH	Re	DEN.	ECC	0	DL	MSZ	DLM	В	DC	ECC	DLCK	DSZ	DWAY	DSET	7

This register provides information about the configurations of data cache and data memory.

Field Name	Bits	Description	1	Type	Reset
DSET	[2:0]	D-Cache se	ets (# of cache lines per way):	RO	IM
		When mdcr	n_cfg.SETH==0:		
		Value	Meaning		
		0	64		
		1	128		
		2	256		
		3	512		
		4	1024		
		5	2048		
		6	4096		
		7	Reserved		
		When mdcr	n_cfg.SETH==1:		
		Value	Meaning		
		0	32		
		1	16		
		2	8		
		3~7	Reserved		

DWAY	[5:3] A	ssociativit	of D-Cache	RO	IM
		Value	Meaning		
		0	Direct-mapped		
	Officia		2-way		
	Officia	2	3-way		
	Releas	_ 3	4-way		
	Ticicas	4	5-way		
		5	6-way		
		6	7-way		
		7	8-way		

IPUG528-1.1E 95(403)

Field Name	Bits	Description	n	Type	Reset
DSZ	[8:6]	D-Cache blo	ock (line) size:	RO	IM
		Value	Meaning		
		0	No D-Cache		
	المرازات		8 bytes		
	Offici Relea	d1 2	16 bytes		
	Relea	G 3	32 bytes		
	Ticica	4	64 bytes		
		5	128 bytes		
		6,7	Reserved		
DLCK	[9]	D-Cache loc	cking support:	RO	IM
		Value	Meaning		
		0	No locking support		
		1	With locking support		
DC_ECC	[11:10]	D-Cache so	oft-error protection scheme:	RO	IM
		Value	Meaning		
		0	No parity/ECC support		
		1	Has parity support		
		2	Has ECC support		
		3	Reserved		
DLMB	[14:12]	Number of I	DLM base registers present:	RO	IM
		Value	Meaning		
		0	No DLM base register present		
		1	One DLM base register present		
		2-7	Reserved		

IPUG528-1.1E 96(403)

Field Name	Bits	Description	<u> </u>	Type	Reset
DLMSZ	[19:15]	DLM Size:		RO	IM
		Value	Meaning		
		0	0 Byte		
	(055: -:		1 KiB		
	Offici Relea	2	2 KiB		
	Polos	3	4 KiB		
	Trelea	4	8 KiB		
		5	16 KiB		
		6	32 KiB		
		7	64 KiB		
		8	128 KiB		
		9	256 KiB		
		10	512 KiB		
		11	1 MiB		
		12	2 MiB		
		13	4 MiB		
		14	8 MiB		
		15	16 MiB		
		16-31	Reserved		
DLM_ECC	[22:21]	DLM soft-en	ror protection scheme:	RO	IM
		Value	Meaning		
		0	No parity/ECC		
		1	Parity		
		2	ECC		
		3	Reserved		
TH	[24]	This bit sytem	ds the DSET field.	RO	IM

## 18.5.3 Misc. Configuration Register

Mnemonic Name: mmsc\_cfg

IM Requirement: Required

Access Mode: Machine

CSR Address: 0xfc2 (non-standard read only)

31 18	17	16_	15	14	13	12	11	76	5	4	3	2 1	0
Reserved	EFHI	N CCTLC	SR PMNDS	LMSLVP	EV5MPE	VPLIC	0	ACE	HSP	PFT	ECD	TLB_ECC	ECC

This register provides information regarding miscellaneous processor configurations.

IPUG528-1.1E 97(403)

Field Name	Bits	Description	1	Туре	Reset
ECC	[0]	Indicates w	nether the parity/ECC soft-error	RO	IM
		protection is	s implemented or not.		
		Value	Meaning		
		0	Not implemented.		
		1	Implemented.		
		The specific	parity/ECC scheme used for each		
		protected R	AM is specified by the control bits in		
		the following	g list.		
		<ul> <li>micm_cfg</li> </ul>	.IC_ECC		
		<ul> <li>micm_cfg</li> </ul>	.ILM_ECC		
		<ul> <li>mdcm_cf</li> </ul>			
		<ul> <li>mdcm_cf</li> </ul>	g.DLM_ECC		
		mmsc_cfg	g.TLB_ECC		
TLB_ECC	[2:1]	TLB parity/E	RO	IM	
		Value	Meaning		
		0	No parity/ECC support.		
		1	Has parity support.		
		2	Has ECC support.		
		3	Reserved.		
ECD	[3]	Indicates w	hether the Andes CoDense	RO	IM
	1-1		implemented or not.		
		Value	Meaning		
		0	Not implemented.		
		1	Implemented.		

IPUG528-1.1E 98(403)

Field Name	Bits	Description	1	Type	Reset
PFT	[4]	Indicates wh	nether the Andes PowerBrake	RO	IM
		(Performand	ce Throttling) power/performance		
		scaling exte	nsion is implemented or not.		
	(055: -:	Value	Meaning		
	Отсі	al b	Not implemented.		
	Relea	se l	Implemented.		
HSP	[5]	Indicates wh	nether the Andes StackSafe	RO	IM
		hardware st	ack protection extension is		
		implemente	d or not.		
		Value	Meaning		
		0	Not implemented.		
		1	Implemented.		
ACE	[6]	Indicates wh	RO	IM	
		Value	Meaning		
		0	Not implemented.		
		1	Implemented.		
VPLIC	[12]		nether the Andes Vectored PLIC implemented or not.	RO	IM
		Value	Meaning		
		0	Not implemented.		
		1	Implemented.		
EV5PE	[13]	Extension is	nether AndeStar V5 Performance s implemented or not. N25(F) always AndeStar V5 Performance	RO	1

IPUG528-1.1E 99(403)

Field Name	Bits	Description	Type	Reset	
LMSLVP	[14]	Indicates if I	ocal memory slave port is present or	RO	IM
		not.			
		Value	Meaning		
	(0.66)	. 0	Local memory slave port is not		
	Offici Relea	al I	present.		
	Doloo		Local memory slave port is		
	(Relea	sej	implemented.		
		Note that at	omicity of atomic instructions		
		accessing lo	ocal memory address space is not		
		guaranteed	if external masters modify the same		
			the local memory slave port.		
PMNDS	[15]		ndes-enhanced performance	RO	IM
		monitoring f	eature is present or not.		
		Value	Meaning		
		0	Andes-enhanced performance		
			monitoring feature is not		
			supported.		
		1	Andes-enhanced performance		
			monitoring feature is supported.		
CCTLCSR	[16]	Indicate the	RO	IM	
		operations.			
		Value	Meaning		
		0	Feature of CSRs for CCTL		
			operations is not supported.		
		1	Feature of CSRs for CCTL		
			operations is supported.		
EFHW	[17]		support of FLHW and FSHW	RO	IM
		instructions.	•		
		Value	Meaning		
		0	FLHW and FSHW instructions are		
			not supported.		
		1	FLHW and FSHW instructions are		
			supported.		

# 18.6 Trigger Registers

## 18.6.1 Trigger Select

Mnemonic Name: tselect

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

IPUG528-1.1E 100(403)

#### CSR Address: 0x7a0 (standard read/write)



This register determines which trigger is accessible through other trigger registers. The set of accessible triggers must start at 0, and be contiguous. Writes of values greater than or equal to the number of supported triggers might result in a different value in this register than what was written. Debuggers should read back the value to confirm that what they wrote was a valid index.

Since triggers can be used both by Halt mode and Machine mode, the debugger must restore this register after the modification.

## 18.6.2 Trigger Data 1

Mnemonic Name: tdata1

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a1 (standard read/write)



This register provides access to the tdata1 register of the currently selected trigger registers selected by the tselect register.

IPUG528-1.1E 101(403)

Field Name	Bits	Description	1	Type	Reset
DATA	[26:0]	Trigger-spec	cific data	RW	0
DMODE	[27]	Setting this Debug Mod	field to indicate the trigger is used by e.	RW	0
		Value	Meaning		
		0	Both Debug-mode and M-mode can write the currently selected trigger registers.		
		1	Only Debug Mode can write the currently selected trigger		
			registers. Writes from other modes are ignored.		
TYPE	[31:28]	Indicating th	ne trigger type.	RW	2
		Value	Meaning		
		0	The selected trigger is invalid.		
		2	The selected trigger is an address/data match trigger.		
		3	The selected trigger is an instruction count trigger.		
		4	The selected trigger is an interrupt trigger.		

## 18.6.3 Trigger Data 2

Mnemonic Name: tdata2

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a2 (standard read/write)

This register provides access to the tdata2 register of the currently selected trigger registers selected by the tselect register, and it holds trigger-specific data.

## 18.6.4 Trigger Data 3

Mnemonic Name: tdata3

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a3 (standard read/write)

This register provides access to the tdata3 register of the currently selected trigger registers selected by the tselect register, and it holds trigger-specific data.

IPUG528-1.1E 102(403)


### 18.6.5 Trigger Info

Mnemonic Name: tinfo

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a4 (standard read/write)



This register provides access to the tinfo register of the currently selected trigger registers selected by the tselect register, and it indicates the supported trigger types of the currently selected trigger.

Field Name	Bits	Description	Туре	Reset
INFO	[15:0]	One bit for each possible TYPE in tdata1. Bit N	RW	0
		corresponds to type N. If the bit is set, then that		
		type is supported by the currently selected		
		trigger. If the currently selected trigger does not		
		exist, this field contains 1.		

INFO[2] = 1.

INFO[3] = 1, on trigger 0 or 1 (tselect = 0 or 1).

INFO[4] = 1, on trigger 0 (tselect = 0) or

on trigger 4 (tselect = 4) when Number of Triggers is 8.

INFO[5] = 1, on trigger 1 (tselect = 1) when Number of Triggers is 2 or

on trigger 3 (tselect = 3) when Number of Triggers is 4 or


on trigger 3 or 7 (tselect = 3 or 7) when Number of Triggers is 8.

## **18.6.6 Trigger Contorl**

**Mnemonic Name:** tcontrol

**IM Requirement**: DEBUG\_SUPPORT **Access Mode**: Debug and Machine

**CSR Address**: 0x7a5 (standard read/write)



This register provides accesses to the tcontrol register, and it indicates the current native M-Mode debugging settings.

IPUG528-1.1E 103(403)

Field Name	Bits	Description	ı	Туре	Reset				
MTE	[3]	M-mode trig	ger enable field. When a trap into	RW	0				
		M-mode is to	aken, MTE is set to 0. When the						
		MRET instru	uction is executed, MTE is set to the						
		value of MPTE.							
	Offici	Value	Meaning						
	Dalas	0	Triggers do not match/fire while						
	(Relea	se j	the hart is in M-mode.						
		1	Triggers do match/fire while the						
			hart is in M-mode.						
MPTE	[7]	M-mode pre	vious trigger enable field. When a	RW	0				
WII I'E	[/]		mode is taken, MPTE is set to the		•				
		value of MTI	Ε.						

### 18.6.7 Machine Context

**Mnemonic Name:** mcontext

IM Requirement: DEBUG\_SUPPORT Access Mode: Debug and Machine

**CSR Address**: 0x7a8 (standard read/write)



This register provides access to the mcontext register.

Field Name	Bits	Description	Туре	Reset
MCONTEXT	ONTEXT [5:0] Machine mode software can write a context		RW	0
		number to this register, which can be used to set		
		triggers that only fire in that specific context.		

### 18.6.8 Match Control

**Mnemonic Name**: mcontrol

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a1 (standard read/write)

This register is accessible as tdata1 when type is 0 or 2.

31	28	27	26	21	20 18	17	12	11	10 7	6	5	4	3	2	1	0
Т	/PE	DMODE	M	ASKMAX	0	ACT	ION	CHAIN	MATCH	М	0	S	U	EXECUTE	STORE	LOAD

IPUG528-1.1E 104(403)

Field Name	Bits	Description	Type	Reset
LOAD	[0]	Setting this field to enable this trigger to	RW	0
		compare virtual address of a load		
STORE	[1]	Setting this field to enable this trigger to	RW	0
		compare virtual address of a store		
EXECUTE	[2]	Setting this field to enable this trigger to	RW	0
		compare virtual address of an instruction		
U	[3]	Setting this field to enable this trigger in U-mode.	RW	0
S	[4]	Setting this field to enable this trigger in S-mode.	RW	0
M	[6]	Setting this field to enable this trigger in M-mode.	RW	0
MATCH	[10:7]	Setting this field to select matching scheme.	RW	0

Value	Meaning
0	Matches when the value equals
	tdata2
1	Matches when the top M bits of
	the value match the top M bits of
	tdata2. M is 31 minus the index of
	the least-significant bit containing
	0 in tdata2.
2	Matches when the value is
	greater than (unsigned) or equal
	to tdata2.
3	Matches when the value is less
	than (unsigned) tdata2.

CHAIN [11] Setting this field to enable trigger chain. RW 0 Value Meaning When this trigger matches, the configured action is taken. While this trigger does not match, it prevents the trigger with the next index from matching. If Number of Triggers is 2, this field is hardwired to 0 on trigger 1 (tselect = 1). If Number of Triggers is 4, this field is hardwired to 0 on trigger 3 (tselect = 3). If Number of Triggers is 8, this field is hardwired to 0 on trigger 3 and trigger 7 (tselect = 3 or 7).

IPUG528-1.1E 105(403)

ACTION	[17:12]	Setting this	field to select what happens when	RW	0
		this trigger n	natches.		
		Value	Meaning		
		0	Raise a breakpoint exception.		
		1	Enter Debug Mode. (Only		
			supported when DMODE is 1.)		
MASKMAX	[26:21]	Indicating th	e largest naturally aligned range	RO	12
		supported b	y the hardware is 2^12 bytes.		
DMODE	[27]	Setting this	field to indicate the trigger is used by	RW	0
		Debug Mode	э.		
		Value	Meaning		
		0	Both Debug-mode and M-mode		
			can write the currently selected		
			trigger registers.		
		1	Only Debug Mode can write the		
			currently selected trigger		
			registers. Writes from other		
			modes are ignored.		
TYPE	[31:28]	Indicating th	e trigger type.	RW	2
		Value	Meaning		
		0	The selected trigger is invalid.		
		2	The selected trigger is an		
			address/data match trigger.		

#### Note

The LOAD/STORE fields take no effect and are cleared if the EXECUTE field is set at the same time.

### **18.6.9 Instruction Count**

Mnemonic Name: icount

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

CSR Address: 0x7a1 (standard read/write)

This register is accessible as tdata1 when type is 3.

This register exists just for single-stepping support so COUNT is hard-wired to 1. After this trigger fires, the mode bits (M, S, U bits) will be cleared instead of decrementing the COUNT bits.

31	28	27	26	11	10	9	8	7	6	5	0
TYPE		DMODE		0	COUNT	М	0	S	U	ACTION	

IPUG528-1.1E 106(403)

Field Name	Bits	Description	1	Type	Reset
ACTION	[5:0]	Setting this	field to select what happens when	RW	0
		this trigger r	natches.		
		Value	Meaning		
		0	Raise a breakpoint exception.		
		1	Enter Debug Mode. (Only		
			supported when DMODE is 1.)		
U	[6]	Setting this	field to enable this trigger in U-mode.	RW	0
S	[7]	Setting this	field to enable this trigger in S-mode.	RW	0
M	[9]	Setting this	field to enable this trigger in M-mode.	RW	0
COUNT	[10]	This field is	hard-wired to 1 for single-stepping	RO	1
		support			
DMODE	[27]	Setting this	field to indicate the trigger is used by	RW	0
		Debug Mod	е.		
		Value	Meaning		
		0	Both Debug-mode and M-mode		
			can write the currently selected		
			trigger registers.		
		1	Only Debug Mode can write the		
			currently selected trigger		
			registers. Writes from other		
			modes are ignored.		
TYPE	[31:28]	The selector	I trigger is an instruction count	RW	3
TIFE	[31.20]	trigger.	i ingger is an instruction could	LAA	J
		uiggei.			

## 18.6.10 Interrupt Trigger

Mnemonic Name: itrigger

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

**CSR Address**: 0x7a1 (standard read/write)

This register is accessible as tdata1 when TYPE is 4.

This trigger may fire on any of the interrupts configurable in mie. The interrupts to fire on are configured by setting the same bit in tdata2 as would be set in mie to enable the interrupt.

31	28	27	26	10	9	8	7	6	5		0
TYPE		DMODE		0	М	0	S	U		ACTION	

IPUG528-1.1E 107(403)

Field Name	Bits	Description	1	Type	Reset
ACTION	[5:0]	Setting this	field to select what happens when	RW	0
		this trigger r	natches.		
		Value	Meaning		
		0	Raise a breakpoint exception.		
		1	Enter Debug Mode. (Only		
			supported when DMODE is 1.)		
U	[6]	Setting this	field to enable this trigger in U-mode.	RW	0
S	[7]	Setting this	field to enable this trigger in S-mode.	RW	0
M	[9]	Setting this	field to enable this trigger in M-mode.	RW	0
DMODE	[27]	Setting this	field to indicate the trigger is used by	RW	0
		Debug Mod	e.		
		Value	Meaning		
		0	Both Debug-mode and M-mode		
			can write the currently selected		
			trigger registers.		
		1	Only Debug Mode can write the		
			currently selected trigger		
			registers. Writes from other		
			modes are ignored.		
TYPE	[31:28]	The selecte	d trigger is an interrupt trigger.	RW	4

## **18.6.11 Exception Trigger**

Mnemonic Name: etrigger

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug and Machine

CSR Address: 0x7a1 (standard read/write)

This register is accessible as tdata1 when TYPE is 5.

This trigger may fire on up to XLEN of the Exception Codes defined in mcause (with Interrupt=0). Those causes are configured by writing the corresponding bit in tdata2.

31	28	27	26	10	9	8	7	6	5		0
TYPE		DMODE		0	М	0	S	U		ACTION	

IPUG528-1.1E 108(403)

Field Name	Bits	Description	Description		
ACTION	[5:0]	Setting this	field to select what happens when	RW	0
		this trigger r	matches.		
		Value	Meaning		
		0	Raise a breakpoint exception.		
		1	Enter Debug Mode. (Only		
			supported when DMODE is 1.)		
U	[6]	Setting this	field to enable this trigger in U-mode.	RW	0
S	[7]	Setting this	field to enable this trigger in S-mode.	RW	0
M	[9]	Setting this	field to enable this trigger in M-mode.	RW	0
DMODE	[27]	Setting this	field to indicate the trigger is used by	RW	0
		Debug Mod	e.		
		Value	Meaning		
		0	Both Debug-mode and M-mode		
			can write the currently selected		
			trigger registers.		
		1	Only Debug Mode can write the		
			currently selected trigger		
			registers. Writes from other		
			modes are ignored.		
TYPE	[31:28]	The selecte	d trigger is an exception trigger.	RW	5

## 18.7 Debug and Trigger Registers

## 18.7.1 Debug Control and Status Register

Mnemonic Name: dcsr

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

**CSR Address**: 0x7b0 (debug-mode-only)

15	14 13	12	11	10	9	8 6	5 3	2	1 0
EBREAKM	0	EBREAKU	0	STOPCOUNT	STOPTIME	CAUSE	0	STEP	PRV
31		28 27							16
XDEB	BUGVER				0				

IPUG528-1.1E 109(403)

Field Name	Bits	Description		Type	Reset
PRV	[1:0]	when Debug debugger ca hart's privile  Value  0  1	e level that the hart was operating in Mode was entered. The external in modify this value to change the ge level when exiting Debug Mode.  Meaning User/Application Reserved	RW	0
		3	Reserved Machine		
STEP	[2]	instruction ex When set, the a single instruction of the does not con- will immediate executing the exception re-	Meaning	RW	0
		1	Single Step Mode is off Single Step Mode is on		
		<u> </u>	chigae step mode to on		

IPUG528-1.1E 110(403)

Field Name	Bits	Description	1	Type	Reset
CAUSE	[8:6]	Reason why	Debug Mode was entered. When	RO	0
		there are m	ultiple reasons to enter Debug Mode,		
		the priority t	o determine the CAUSE value will		
		be: single st	tep > halt request > ebreak >		
	I Offici	trigger modu	ule. Halt requests are requests		
	Dala	issued by th	e external debugger.		
	(Kelea	Value	Meaning		
		0	Reserved		
		1	ebreak		
		2	Trigger module		
		3	Halt request		
		4	Single step		
		5–7	Reserved		
STOPTIME	[9]	This bit conf	RW	1	
		-	output pin to 1 if it is in Debug Mode is set. Integration effort is required to		
			s in the platform observe this pin to		
		really stop the			
		Value	Meaning		
		0	Do not stop timers in Debug Mode		
		1	Stop timers in Debug Mode		
			Stop timers in Debug Mode		
STOPCOUNT	[10]	This bit cont	trols whether performance counters	RW	1
		are stopped	in Debug Mode.		
		Value	Meaning		
		0	Do not stop counters in Debug		
			Mode		
		1	Stop counters in Debug Mode		

IPUG528-1.1E 111(403)

Field Name	Bits	Description	Туре	Reset	
EBREAKU	[12]	This bit cont	RW	0	
		instructions			
		Value	Meaning		
	(055: -:	0	Generate a regular breakpoint		
	( Offici	al I	exception		
	Relea	50	Enter Debug Mode		
EBREAKM	[15]	This bit cont	RW	0	
		Value	Meaning		
		0	Generate a regular breakpoint		
			exception		
		1	Enter Debug Mode		
XDEBUGVER	[31:28]	Version of th	RO	4	
		that no exte			
		that the exte			
		RISC-V Exte			


## **18.7.2 Debug Program Counter**

Mnemonic Name: dpc

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

**CSR Address**: 0x7b1 (debug-mode-only)



When entering Debug Mode, the dpc CSR is updated with the virtual address of the next instruction to be executed. The behavior is described in more detail in Table 18-17 Virtual Address in DPC upon Debug Mode Entry. When leaving Debug Mode, the hart's PC is updated to the value stored in this register. The external debugger may write this register to change where the hart resumes.

Field Name	Bits	Description	Type	Reset
DPC	[31:0]	Debug Program Counter. Bit 0 is hard-wired to 0.	RW	0

IPUG528-1.1E 112(403)

Table 18-17 Virtual Address in DPC upon Debug Mode Entry

Cause	Virtual Address in DPC
ebreak	Address of the ebreak instruction
single step	Address of the instruction that would be executed next if no debugging was going on.
trigger module	Address of the instruction which caused the trigger module to fire.
halt request	Address of the next instruction to be executed at the time that Debug Mode was entered

## 18.7.3 Debug Scratch Register 0

Mnemonic Name: dscratch0

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

**CSR Address**: 0x7b2 (debug-mode-only)



A scratch register that is reserved for use by Debug Module.

### 18.7.4 Debug Scratch Register 1

Mnemonic Name: dscratch1

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

**CSR Address**: 0x7b3 (debug-mode-only)



A scratch register that is reserved for use by Debug Module.

## 18.7.5 Exception Redirection Register

Mnemonic Name: dexc2dbg

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

CSR Address: 0x7e0 (non-standard read/write)

31	20	19	18	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		PMOV	0		BWE	IMECC	ACE	HSP	MEC	0		UEC	SAF	SAM	LAF	LAM	NMI	Ш	IAF	IAM	

IPUG528-1.1E 113(403) This register redirects selected exceptions to cause the hart to enter Debug Mode instead of performing the standard trap handling.

When an exception is redirected to enter Debug Mode, the dpc CSR will be updated with the virtual address of the instruction causing the exception. The dcsr.CAUSE field will be updated with a value of 1 (ebreak). The actual cause of the exception is saved to the ddcause CSR. The required updates to mepc, mcause, mtval, mstatus, and mxstatus CSRs for exceptions will not be affected by the redirection and these CSRs continue to provide information associated with the corresponding exceptions.

Field Name	Bits	Description	Description			
IAM	[0]	Indicates wh	nether Instruction Access Misaligned	RW	0	
		exceptions a	are redirected to enter Debug Mode.			
		Value	Meaning			
		0	Do not redirect			
		1	Redirect			
IAF	[1]	Indicates wh	nether Instruction Access Fault	RW	0	
		exceptions a	are redirected to enter Debug Mode.			
		Value	Meaning			
		0	Do not redirect			
		1	Redirect			
II	[2]	Indicates wh	nether Illegal Instruction exceptions	RW	0	
		are redirecte	ed to enter Debug Mode.			
		Value	Meaning			
		0	Do not redirect			
		1	Redirect			
NMI	[3]	Indicates wh	nether Non-Maskable Interrupt	RW	0	
		exceptions a	are redirected to enter Debug Mode.			
		Value	Meaning			
		0	Do not redirect			
		1	Redirect			

IPUG528-1.1E 114(403)

Field Name	Bits	Description	1	Type	Reset
LAM	[4]	Indicates wi	nether Load Access Misaligned	RW	0
		exceptions	are redirected to enter Debug Mode.		
		Value	Meaning		
	(055:-	0	Do not redirect		
		arı	Redirect		
LAF	Relea		nether Load Access Fault exceptions ed to enter Debug Mode.	RW	0
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
CAM	[0]	Indicate a wi	nother Ctore Assess Missligned	DW	0
SAM	[6]		nether Store Access Misaligned are redirected to enter Debug Mode.	RW	U
		<del>-</del>			
		Value	Meaning		
		0	Do not redirect  Redirect		
		1	Redirect		
SAF	[7]	Indicates wi	nether Store Access Fault exceptions	RW	0
		are redirecte	ed to enter Debug Mode.		
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
UEC	[8]	Indicates wi	nether U-mode Environment Call	RW	0
OLO	[0]		are redirected to enter Debug Mode.		0
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
MEC	[11]		nether M-mode Environment Call	RW	0
		<del>-</del>	are redirected to enter Debug Mode.		
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		

IPUG528-1.1E 115(403)

Field Name	Bits	Description	1	Type	Reset
HSP	[12]	Indicates wi	nether Stack Protection exceptions	RW	0
		are redirecte	ed to enter Debug Mode. This bit is		
		present only	/when mmsc_cfg.HSP is set.		
	Cass	Value	Meaning		
		<b>a</b> l <b>o</b>	Do not redirect		
	Relea	se l	Redirect		
ACE	[13]	Indicates wi	nether ACE-related exceptions are	RW	0
		redirected to	enter Debug Mode. This bit is		
		present only	/when mmsc_cfg.ACE is set.		
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
IMECC	[14]	Indicates wi	nether Imprecise ECC Error local	RW	0
		interrupts are redirected to enter Debug Mode.			
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
BWE	[15]	Indicates wh	nether Bus-write Transaction Error	RW	0
		local interru	pts are redirected to enter Debug		
		Mode.			
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		
PMOV	[19]	Indicates wi	nether performance counter overflow	RW	0
		interrupts ar	re redirected to enter Debug Mode.		
		Value	Meaning		
		0	Do not redirect		
		1	Redirect		

# 18.7.6 Debug Detailed Cause


Mnemonic Name: ddcause

IM Requirement: DEBUG\_SUPPORT

Access Mode: Debug

CSR Address: 0x7e1 (non-standard read/write)

IPUG528-1.1E 116(403)



Field Name	Bits	Description	1	Type	Reset
MAINTYPE	[7:0]	Cause for re	edirection to Debug Mode.	RO	0
		Value	Meaning		
		0	Software Breakpoint (EBREAK)		
	Offici Relea	al	Instruction Access Misaligned (IAM)		
	Polos	C 2	Instruction Access Fault (IAF)		
	Trelea	3	Illegal Instruction (II)		
		4	Non-Maskable Interrupt (NMI)		
		5	Load Access Misaligned (LAM)		
		6	Load Access Fault (LAF)		
		7	Store Access Misaligned (SAM)		
		8	Store Access Fault (SAF)		
		9	U-mode Environment Call (UEC)		
		10–11	Reserved		
		12	M-mode Environment Call (MEC)		
		13	Load page fault		
		14	Reserved		
		15	Store/AMO page fault		
		16	Imprecise ECC error		
		17	Bus write transaction error		
		18	Performance Counter overflow		
		19–31	Reserved		
		32	Stack overflow exception		
		33	Stack underflow exception		
		34	ACE disabled exception		
		35–39	Reserved		
		40–47	ACE exception		
		≥48	Reserved		

IPUG528-1.1E 117(403)

SUBTYPE	[15:8]	Subtypes for	Subtypes for main type.					
		The table be	The table below lists the subtypes for DCSR.CAUSE==1 and					
		DCSR.CAU						
			MAINTYPE==3.					
	Offici	Value	Meaning					
	Doloo	0	Illegal instruction					
	Relea	se,	Privileged instruction					
		2	Non-existent CSR					
		3	Read-only CSR update					
		4	Privilege CSR access					

# 18.8 Memory and Miscellaneous Registers

## **18.8.1 Instruction Local Memory Base Register**

Mnemonic Name: milmb

IM Requirement: ILM\_SIZE\_KB > 0

Access Mode: Machine

CSR Address: 0x7c0 (non-standard read/write)

31	10 9	4	3	2 1	0
IBPA		0	RWECC	ECCEN	IEN

This register controls instruction local memory.

Field Name	Bits	Descriptio	n	Type	Reset
IEN	[0]	ILM enable	control:	RO	1
		Value	Meaning		
		0	ILM is disabled		
		1	ILM is enabled		
ECCEN	[2:1]	Parity/ECC	enable control:	RW	0
		Value	Meaning		
		0	Disable parity/ECC		
		1	Reserved		
		2	Generate exceptions only on		
			uncorrectable parity/ECC		
			errors		
		3	Generate exceptions on any		
			type of parity/ECC errors		

IPUG528-1.1E 118(403)

**RWECC** Controls diagnostic accesses of ECC codes RW of the ILM rams through the mecc\_code register. This bit can be turned on for injecting ECC errors to test the ECC handler. Value Meaning Disable diagnostic accesses of ECC codes Enable diagnostic accesses of ECC codes IBPA [31:10] The base physical address of ILM. It has to RO ILM be an integer multiple of the ILM size. BASE[31:10]


## 18.8.2 Data Local Memory Base Register

Mnemonic Name: mdlmb

IM Requirement: DLM\_SIZE\_KB > 0

Access Mode: Machine

**CSR Address**: 0x7c1 (non-standard read/write)



This register controls data local memory.

IPUG528-1.1E 119(403)

Field Name	Bits	Description	on	Type	Reset
DEN	[0]	DLM enab	le control:	RO	1
		Value	Meaning		
		0	DLM is disabled		
		1	DLM is enabled		
ECCEN	[2:1]	Parity/ECC	enable control:	RW	0
		Value	Meaning		
		0	Disable parity/ECC		
		1	Reserved		
		2	Generate exceptions only on		
			uncorrectable parity/ECC		
			errors		
		3	Generate exceptions on any		
			type of parity/ECC errors		
RWECC	[3]	Controls di	agnostic accesses of ECC codes	RW	0
		of the DLN	rams through the mecc_code		
		register. Th	his bit can be turned on for		
		injecting E	CC errors to test the ECC handler.		
		Value	Meaning		
		0	Disable diagnostic accesses of		
			ECC codes		
		1	Enable diagnostic accesses of		
			ECC codes		
OBPA	[31:10]	The base pl	hysical address of DLM. It has to	RO	DLM_
	•		er multiple of the DLM size.		BASE[31:10]


## 18.8.3 ECC Code Register

Mnemonic Name: mecc\_code

**IM Requirement**: mmsc\_cfg.ECC == 1

Access Mode: Machine

**CSR Address**: 0x7c2 (non-standard read/write)



This register is used for accessing ECC array of ILM and DLM.

IPUG528-1.1E 120(403)

Field Name	Bits Description				Reset
CODE	[6:0]	This field record	s the ECC value on ECC error	RW	1
		exceptions. This	field is also used to read/write		
		the ECC codes	when diagnostic access of ECC		
		codes are enabl	ed (milmb.RWECC or mdlmb.		
		RWECC is 1).			
С	[16]	Correctable erro	r. This bit is updated on	RO	0
		parity/ECC error	•		
		Value	Meaning		
		0	Uncorrectable error		
		1	Correctable error		
P	[17]	Precise error. T	nis bit is updated on parity/ECC	RO	0
		error exceptions			
		Value	Meaning		
		0	Imprecise error		
			•		
		1	Precise error		
RAMID	[21:18]	The ID of RAM to	nat caused parity/ECC errors.	RO	0
	[=]		ed on parity/ECC error		
		exceptions.			
		Value	Meaning		
		0-1	Reserved		
	Relea	2	Tag RAM of I-Cache		
	Relea	3	Data RAM of I-Cache		
		4	Tag RAM of D-Cache		
		5	Data RAM of D-Cache		
		6	Tag RAM of TLB		
		7	Data RAM of TLB		
		8	ILM		
		9	DLM		
		10–15	Reserved		
INSN	[22]	Indicates if the p	arity/ECC error is caused by	RO	0
		instruction fetch			
		Value	Meaning		
		0	Data access		
		1	Instruction fetch		

# 18.8.4 NMI Vector Base Address Register

Mnemonic Name: mnvec

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x7c3 (non-standard read/write)



This register indicates the entry point when an NMI occurs.

IPUG528-1.1E 121(403)

Field Name	Bits	Description	Туре	Reset
NMVEC	[31:0]	Handler base address for NMI. Its value is the zero extended value of the reset_vector[31:0] input signal to	RO	Pin Configured
		N25(F).		

# 18.8.5 Performance Throttling Control Register

Mnemonic Name: mpft\_ctl

**IM Requirement**: POWERBRAKE\_SUPPORT = "yes"

Access Mode: Machine

**CSR Address**: 0x7c5 (non-standard read/write)

	110100			FAST_INT	T_LEVEL	0
Field Name	Bits	Description	1		Туре	Reset
T_LEVEL	[7:4]	performance	evel. The processor e at throttling level 0 e at throttling level 1		0	
		Value	Meaning			
		0	Level 0 (the higher	est performand	ce)	
		1-14	Level 1-14			
		15	Level 15 (the low	est performan	ce)	
FAST_INT	[8]	MXSTATUS	pt response. If this f .PFT_EN will be au en the processor en	tomatically	RW	0

## 18.8.6 Cache Control Register

Mnemonic Name: mcache\_ctl

**IM Requirement**: Cache optional (micm\_cfg.ISZ != 0 or

mdcm\_cfg.DSZ != 0)

Access Mode: Machine

**CSR Address**: 0x7ca (non-standard read/write)

31	9	IKPIP	252	6	5 4	3 2	1	0
0		CCTL_SUEN	DC_RWECC	IC_RWECC	DC_ECCEN	IC_ECCEN	DC_EN	IC_EN

IPUG528-1.1E 122(403)

Field Name	Bits	Description			Reset
IC_EN	[0]	Controls if to	he instruction cache is enabled or	RW	0
		Value			
		0	I-Cache is disabled		
		1	I-Cache is enabled		
DC_EN	[1]	Controls if t	he data cache is enabled or not.	RW	0
		Value	Meaning		
		0	D-Cache is disabled		
		1	D-Cache is enabled		
IC_ECCEN	[3:2]	Parity/ECC instruction of	RW	0	
		Value	Meaning		
		0	Disable parity/ECC		
		1	Reserved		
		2	Generate exceptions		
			only on uncorrectable parity/ECC errors		
		3	Generate exceptions		
			on any type of		
			parity/ECC errors		

IPUG528-1.1E 123(403)

DC_ECCEN [8	5:4]	•	ing enable control for the	RW	0
			Parity/ECC error checking enable control for the		
		data cache.			
		Value	Meaning		
	e	0,	Disable parity/ECC		
( Off (Rel	ПСІ	all	Reserved		
Dal	00	2	Generate exceptions		
(Lei	ea	36)	only on uncorrectable		
			parity/ECC errors		
		3	Generate exceptions		
			on any type of		
			parity/ECC errors		
IC_RWECC	[6]	Controls diagnostic aco	esses of ECC codes of	RW	0
	,	the instruction cache ra			
			This bit can be turned on		
		for injecting ECC errors			
		Value	Meaning		
		0	Disable diagnostic		
			accesses of ECC		
			codes		
		1	Enable diagnostic		
			accesses of ECC		
			codes		
DC_RWECC	[7]	Controls diagnostic aco	esses of ECC codes of	RW	0
_		the data cache rams thr			
		register. This bit can be	turned on for injecting		
		ECC errors to test the E	ECC handler.		
		Value	Meaning		
		0	Disable diagnostic		
			accesses of ECC		
			codes		
		1	Enable diagnostic		
			accesses of ECC		
			codes		

IPUG528-1.1E 124(403)

Field Name	Bits	Description	Type	Reset	
CCTL_SUEN	[8]		Enable bit for supervisor and user modes to access ucctlbeginaddr, ucctlcommand, and		0
		Value	Meaning		
	Offic	iali	Disable		
		1 1	ucctlbeginaddr,		
	Relea	isej	ucctlcommand, and		
			scctldata accesses in		
			S/U mode		
		1	Enable		
			ucctlbeginaddr,		
			ucctlcommand, and		
			scctldata accesses in		
			S/U mode		


## 18.8.7 Machine Miscellaneous Control Register

Mnemonic Name: mmisc\_ctl

IM Requirement: Required

Access Mode: Machine

CSR Address: 0x7d0 (non-standard read/write)



IPUG528-1.1E 125(403)

Field Name	Bits	Description			Reset
VEC_PLIC	[1]	Selects the	operation mode of PLIC:	RW	0
		Value	Meaning		
		0	Regular mode		
		1	Vector mode		
		Please note	that both this bit and the vector		
		mode enable	e bit (VECTORED) of the Feature		
		Enable Regi	ster in NCEPLIC100 should be		
		turned on fo	r the vectored interrupt support to		
		work correct	ly. See Section 19.5.2 for the		
		definition of			
		This bit is ha			
		feature is no	t supported.		
RVCOMPM	[2]	RISC-V com	patibility mode enable bit. If the	RW	0
		compatibility	mode is turned on, all		
		Andes-spec	ific instructions become reserved		
		instructions.			
		Value	Meaning		
		0	Disabled		
		1	Enabled		
DDDE	[0]	December	diatan analis bis This bis assessed all	DW	
BRPE	[3]		diction enable bit. This bit controls all	RW	1
		· ·	diction structures.	ī	
		Value	Meaning		
	Offici	0	Disabled		
			Enabled		
	Relea		ard-wired to 0 if branch prediction		
	(1,0100	structure is	not supported.		

IPUG528-1.1E 126(403)

Field Name	Bits	Description	Type	Reset	
ACES	[5:4]	Andes Cust	RW	0	
		context stat	us field:		
		Value	Meaning		
	(0.55)	0	Off		
	Offici Relea	all	Initial		
	Polos	2	Clean		
	Leiea	30	Dirty		
		<ul> <li>This field</li> </ul>	should not be Off (0) for ACE		
		instruction	ns to execute normally. This is done		
		by softwa	re program through CSRW		
		instruction	ns.		
		<ul> <li>A normal</li> </ul>	flow to turn on ACE unit will be as		
		follows:			
		- ACES i	s in the Off state.		
			E instruction executed in the Off state		
			an illegal instruction with		
			e/mdcause == 2 (ACE disabled		
		excepti	•		
			ception handler initializes all ACE		
		_	r states, changes this field to the		
			tate, and then returns from		
		excepti The AC	on. E instruction is executed again.		
			ACES is not in the Off state this time,		
			execute correctly. If any ACE register		
			are modified, this field (ACES) will be		
			d to the Dirty state automatically by		
		hardwa			
			hard-wired to 0 if ACE extension is		
		not configur			
MSA	[6]		ntrols whether the load/store	RW/RO	IM
			can access misaligned memory		
			thout generating an Address		
	Offici	Misaligned e	exception.		
		Supported in	nstructions: LVV/LH/LHU/SVV/SH		
	Rolea	Value	nstructions: LW/LH/LHU/SW/SH  Meaning  Misaligned access		
	Chelea	0			
			generates an Address		
			Misaligned exception.		
		1	Misaligned access is		
			allowed.		

# **18.8.8 Machine CCTL Begin Address**

Mnemonic Name: mcctlbeginaddr

IPUG528-1.1E 127(403)

**IM Requirement**: Cache optional (micm\_cfg.ISZ != 0 or mdcm\_cfg.DSZ != 0) & (mmsc\_cfg.CCTLCSR==1)

Access Mode: Machine

**CSR Address**: 0x7cb (non-standard read/write)

This register holds the address information required by CCTL operations:

For "VA" type of CCTL operations: The mcctlbeginaddr register contains the starting virtual address for CCTL operations triggered by writes to the mcctlcommand register. For CCTL lock operations, the mcctldata register will be updated with a successful (1) or failed (0) status value when the operations complete.

After an update to the mcctlcommand CSR with a "VA" type command, the value of this register will be incremented with the byte size of the corresponding cache line.

For "Index" type of CCTL operations: The mcctlbeginaddr register contains the cache index for

CCTL operations triggered by writes to the mcctlcommand register.

For all Index type commands other than "IX\_RDATA" and "IX\_WDATA": the "way" field in this register will be incremented. If the incremented "way" wraps to 0 (i.e., the first way of a set), then the "set" index field in this register will be incremented.

For "IX\_RDATA" and "IX\_WDATA" commands: the "offset" field in this register will be incremented first to the next offset value. If the incremented "offset" field wraps across 0 (i.e., the first word or double word of a cache line), then the "way" field in this register will be incremented. If the incremented "way" wraps to 0 (i.e., the first way of a set), then the "set" index field in this register will be incremented.

#### 18.8.9 Machine CCTL Command

Mnemonic Name: mcctlcommand

**IM Requirement**: Cache optional (micm\_cfg.ISZ != 0 or mdcm\_cfg.DSZ != 0) & (mmsc\_cfg.CCTLCSR==1)+

Access Mode: Machine

**CSR Address**: 0x7cc (non-standard read/write)

Writing to this register will trigger a CCTL operation, with the type of the operation specified by the value written. Valid CCTL operations are defined in Table 18-18 CCTL Command Definition.

IPUG528-1.1E 128(403)

**Table 18-18 CCTL Command Definition** 

Valu	e	Command	Type
0	0b00_000	L1D_VA_INVAL	VA
1	0b00_001	L1D_VA_WB	VA
2	0b00_010	L1D_VA_WBINVAL	VA
3	0b00_011	L1D_VA_LOCK	VA
4	0b00_100	L1D_VA_UNLOCK	VA
6	0b00_110	L1D_WBINVAL_ALL	-
7	0b00_111	L1D_WB_ALL	-
8	0b01_000	L1I_VA_INVAL	VA
11	0b01_011	L1I_VA_LOCK	VA
12	0b01_100	L1I_VA_UNLOCK	VA
16	0b10_000	L1D_IX_INVAL	Index
17	0b10_001	L1D_IX_WB	Index
18	0b10_010	L1D_IX_WBINVAL	Index
19	0b10_011	L1D_IX_RTAG	Index
20	0b10_100	L1D_IX_RDATA	Index
21	0b10_101	L1D_IX_WTAG	Index
22	0b10_110	L1D_IX_WDATA	Index
23	0b10_111	L1D_INVAL_ALL	-
24	0b11_000	L1I_IX_INVAL	Index
27	0b11_011	L1I_IX_RTAG	Index
28	0b11_100	L1I_IX_RDATA	Index
29	0b11_101	L1I_IX_WTAG	Index
30	0b11_110	L1I_IX_WDATA	Index

#### 18.8.10 Machine CCTL Data

Mnemonic Name: mcctldata

**IM Requirement**: Cache optional (micm\_cfg.ISZ != 0 or mdcm\_cfg.DSZ != 0) & (mmsc\_cfg.CCTLCSR==1)

Access Mode: Machine

CSR Address: 0x7cd (non-standard read/write)

Table 18-19 CCTL Commands Using the mcctldata Register lists all CCTL operations that access this register.

IPUG528-1.1E 129(403)

Value of mcctlcommand Command Type 0b00 011 L1D VA LOCK VA L1D VA UNLOCK VA 4 0b00 100 L1I VA LOCK VA 11 0b01\_011 12 0b01 100 L1I VA UNLOCK VA 19 0b10\_011 L1D\_IX\_RTAG Index L1D IX RDATA 20 0b10 100 Index 21 0b10\_101 L1D\_IX\_WTAG Index L1D IX WDATA 22 0b10\_110 Index L1I IX RTAG 27 0b11\_011 Index 28 0b11\_100 L1I IX RDATA Index 29 0b11 101 L1I IX WTAG Index L1I IX WDATA 30 0b11 110 Index

Table 18-19 CCTL Commands Using the mcctldata Register

For CCTL lock operations: The mcctldata register will be updated with a successful (1) or failed (0) status value when the operations complete.

- For CCTL index read/write-data operations: The mcctldata[31:0] holds the cache data for the operations.
- For CCTL index read/write-tag operations: The mcctldata register holds the cache tag for the operations. The bit position annotation is marked with the assumption that the width of physical address is PALEN. For caches which are larger than 2KiB per way, mcctldata[1:0] will be zero. For caches which are 2KiB per way, mcctldata[0] will be zero.
- The register format for tag operations is:

XLEN-1	XLEN-2	XLEN-3	XLEN-4 PALEN-10	PALEN-11	0
valid	lock	dirty/lock_dup	0	TAG=PA[(PALEN-1):10]	

#### Note!

Bit XLEN-3 is the dirty bit for D-Cache and it keeps a duplicated copy of the lock bit to tolerate soft-errors for I-Cache.

## 18.8.11 User CCTL Begin Address

Mnemonic Name: ucctlbeginaddr

IM Requirement: Cache optional

Access Mode: User and above

**CSR Address**: 0x80b (non-standard read/write)

The ucctlbeginaddr register contains the starting virtual address for CCTL operations triggered by writes to the ucctlcommand register. For CCTL lock operations, the mcctldata and scctldata register will be updated

IPUG528-1.1E 130(403)

with a successful (1) or failed (0) status value when the operations complete.

After an update to the mcctlcommand CSR with a "VA" type command, the value of this register will be incremented with the byte size of the corresponding cache line.

This register is only present when (micm\_cfg.ISZ!=0 or mdcm\_cfg.DSZ!=0) and mmsc\_cfg.CCTLCSR==1 and misa[20]==1.

#### 18.8.12 User CCTL Command

Mnemonic Name: ucctlcommand

IM Requirement: Cache optional

Access Mode: User and above

**CSR Address**: 0x80c (non-standard read/write)

Writing to this register will trigger a CCTL operation, with the type of the operation specified by the value written. Valid User CCTL operations are defined in Table 18-20 User CCTL Command Definition. When mcache\_ctl.CCTL\_SUEN is 0, accessing ucctlcommand in U-mode and S-mode will generate an "illegal instruction" exception. When mcache\_ctl.CCTL\_SUEN is 1, U-mode programs can access ucctlcommand. However, if ucctlcommand is write a command with 0 in U-Mode allowed field in Table 18-20 User CCTL Command Definition, an "illegal instruction" exception will be generated.

This register is only present when (micm\_cfg.ISZ!=0 or mdcm\_cfg.DSZ!=0) and mmsc\_cfg.CCTLCSR==1 and misa[20]==1.

IPUG528-1.1E 131(403)

Table 18-20 User CCTL	Command Definition

Value		Command	Туре	U-Mode allowed
0	0b00_000	L1D_VA_INVAL	VA	1
1	0b00_001	L1D_VA_WB	VA	1
2	0b00_010	L1D_VA_WBINVAL	VA	1
3	0b00_011	L1D_VA_LOCK	VA	0
4	0b00_100	L1D_VA_UNLOCK	VA	0
6	0b00_110	L1D_WBINVAL_ALL	-	0
7	0b00_111	L1D_WB_ALL	-	0
8	0b01_000	L1I_VA_INVAL	VA	1
11	0b01_011	L1I_VA_LOCK	VA	0
12	0b01_100	L1I_VA_UNLOCK	VA	0
16	0b10_000	L1D_IX_INVAL	Index	0
17	0b10_001	L1D_IX_WB	Index	0
18	0b10_010	L1D_IX_WBINVAL	Index	0
19	0b10_011	L1D_IX_RTAG	Index	0
20	0b10_100	L1D_IX_RDATA	Index	0
21	0b10_101	L1D_IX_WTAG	Index	0
22	0b10_110	L1D_IX_WDATA	Index	0
23	0b10_111	L1D_INVAL_ALL	-	0
24	0b11_000	L1I_IX_INVAL	Index	0
27	0b11 <u>0</u> 11	L1I_IX_RTAG	Index	0
28	0b11_100	L1I_IX_RDATA	Index	0
29	0b1T_101	L1I_IX_WTAG	Index	0
30	0b11_110	L1I_IX_WDATA	Index	0

# 18.9 Hardware Stack Protection and Recording Registers

#### 18.9.1 Machine Hardware Stack Protection Control

Mnemonic Name: mhsp\_ctl

IM Requirement: STACKSAFE\_SUPPORT = "yes" (mmsc\_cfg.HSP
== 1)

Access Mode: Machine

CSR Address: 0x7C6 (non-standard read/write)

31		6	5	4	3	2	1	0
	0		М	0	U	SCHM	UDF_EN	OVF_EN

IPUG528-1.1E 132(403)

Bits	Description	1	Type	Reset
[0] Enable bit for the stack overflow protection and			RW	0
	recording m	echanism. This bit will be cleared to		
	0 automatica	ally by hardware when a stack		
	protection (c	overflow or underflow) exception is		
	taken.			
	Value	Value Meaning		
	0	The stack overflow protection and		
		recording mechanism are		
		disabled.		
	1	The stack overflow protection and		
		recording mechanism are		
		enabled.		
[1]	Enable bit fo	or the stack underflow protection	RW	0
	mechanism.	This bit will be cleared to 0		
	automaticall	y by hardware when a stack		
	protection (c	overflow or underflow) exception is		
	taken.			
	Value	Meaning		
	0	The stack underflow protection is		
		disabled.		
	1	The stack underflow protection is		
		enabled.		
[0]	Calacta tha	an austine a chance of the steel	DW	0
[2]		-	HVV	U
	Value	Meaning		
		Stack overflow/underflow		
ا مدد ۔	0	Stack overflow/underflow		
Offici	ial	detection		
Offici	ial			
Relea	se J	detection	RW	0
Offici Relea	Enables the	detection Top-of-stack recording	RW	0
Relea	Enables the	detection Top-of-stack recording SP protection and recording	RW	0
Relea	Enables the mechanism	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in	RW	0
Relea	Enables the mechanism  Value  0	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode.	RW	0
Relea	Enables the mechanism	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode. The mechanism is enabled in	RW	0
Relea	Enables the mechanism  Value  0	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode.	RW	0
Relea	Enables the mechanism  Value  0  1	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode.  The mechanism is enabled in User mode.  SP protection and recording	RW	0
Relea	Enables the mechanism  Value  0  1  Enables the mechanism	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode.  The mechanism is enabled in User mode.  SP protection and recording in Machine mode.		
Relea	Enables the mechanism  Value  0  1  Enables the mechanism  Value	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode. The mechanism is enabled in User mode.  SP protection and recording in Machine mode.  Meaning		
Relea	Enables the mechanism  Value  0  1  Enables the mechanism	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode. The mechanism is enabled in User mode.  SP protection and recording in Machine mode.  Meaning The mechanism is disabled in		
Relea	Enables the mechanism  Value  0  1  Enables the mechanism  Value	detection Top-of-stack recording  SP protection and recording in User mode.  Meaning The mechanism is disabled in User mode. The mechanism is enabled in User mode.  SP protection and recording in Machine mode.  Meaning		
	[0]	[0] Enable bit for recording m 0 automatics protection (of taken.    Value	[0] Enable bit for the stack overflow protection and recording mechanism. This bit will be cleared to 0 automatically by hardware when a stack protection (overflow or underflow) exception is taken.    Value	[0] Enable bit for the stack overflow protection and recording mechanism. This bit will be cleared to 0 automatically by hardware when a stack protection (overflow or underflow) exception is taken.    Value

IPUG528-1.1E 133(403)

### 18.9.2 Machine SP Bound Register

Mnemonic Name: msp\_bound

**IM Requirement**: STACKSAFE\_SUPPORT = "yes" (mmsc\_cfg.HSP

== 1)

Access Mode: Machine

**CSR Address**: 0x7c7 (non-standard read/write)

MSP\_BOUND

When the SP overflow detection mechanism is properly selected and enabled, any updated value to the SP register (via any instruction) is compared with the msp\_bound register. If the updated value to the SP register is smaller than the msp\_bound register, a stack overflow exception is generated. The stack overflow exception has an exception code of 32 in the mcause register.

#### **Programming Note:**

The "csrrw sp, msp\_bound, rs" instruction updates both sp and msp\_bound registers at the same time. When the stack overflow detection mechanism is enabled, using this instruction may generate unpredictable exception behavior.

### 18.9.3 Machine SP Base Register

Mnemonic Name: msp\_base

IM Requirement: STACKSAFE\_SUPPORT = "yes" (mmsc\_cfg.HSP
== 1)

Access Mode: Machine

**CSR Address**: 0x7c8 (non-standard read/write)

SP\_BASE

IPUG528-1.1E 134(403)

When the SP underflow detection mechanism is properly selected and enabled, any updated value to the SP register (via any instruction) is compared with the msp\_base register. If the updated value to the SP register is greater than the msp\_base register, a stack underflow exception is generated. The stack underflow exception has an exception code of 33 in the mcause register.

#### **Programming Note:**

The "csrrw sp, msp\_base, rs" instruction updates both sp and msp\_base registers at the same time. When the stack underflow detection mechanism is enabled, using this instruction may generate unpredictable exception behavior.

## 18.10 CoDense Registers

#### 18.10.1 Instruction Table Base Address Register

Mnemonic Name: uitb

IM Requirement: CODENSE\_SUPPORT = "yes"

Access Mode: User

CSR Address: 0x800 (non-standard read/write)

This register defines the base address of the CoDense instruction table. The CoDense instruction table is a table of 32-bit instructions that instructions defined by the Andes CoDense Extension should expand to. The table is typically generated by the compiler for replacing 32-bit instructions with the shorter 16-bit Andes CoDense instructions, hence reducing the code size.



IPUG528-1.1E 135(403)

Field Name	Bits	Description	1	Type	Reset
HW	[0]	This bit spe	RO	IM	
		is hard-wire	d.		
		Value	Meaning		
		0	The instruction table is located in		
			memory. UITB.ADDR should be		
			initialized to point to the table		
			before using the CoDense		
			instructions.		
		1	The instruction table is		
			hard-wired. Initialization of		
			UITB.ADDR is not needed before		
			using the CoDense instructions.		
Reserved	[1]	Reserved			0
ADDR	[31:2]	The base a	ddress of the CoDense instruction	RW	0
		table. This f	ield is reserved if UITB.HW == 1.		

# 18.11 Physical Memory Protection Unit Configuration & Address Registers

## 18.11.1 PMP Configuration Registers

Mnemonic Name: pmpcfg0-pmpcfg3

IM Requirement: PMP\_SUPPORT

Access Mode: Machine

CSR Address: 0x3A0 to 0x3A3 (standard read/write)

IPUG528-1.1E 136(403)

0x3A0							
31	24	23	16 1	15	8	7	0
	pmp3cfg	pmp2cfg	ı	pmp	1cfg	pmp	o0cfg
0x3A1							
31	24	23	16	15	8	7	0
	pmp7cfg	pmp6cfg	J	pmp	5cfg	pmp	o4cfg
0x3A2							
31	24	23	16 1	15	8	7	0
	pmpllcfg	pmp10cf	g	pmp	9cfg	pmp	o8cfg
0x3A3							
31	24	23	16	15	8	7	0
	pmp15cfg	pmp14cf	g	pmp]	L3cfg	pmp	12cfg
PMP Conf	iguration Format						
7	6	5 4		3	2	1	0
l	_ \ \	/IRI	Α		X	W	R

Field Name	Bits	Description	Type	Reset	
R	[0]	Read access control.		RW	0
	Value Meaning		Meaning		
		0	Read accesses are not allowed.		
		1	Read accesses are allowed.		
W	[1]	Write acces	es control.	RW	0
		Value	Meaning		
		0	Write accesses are not allowed.		
	1 Write accesses are allowed.				

IPUG528-1.1E 137(403)

Field Name	Bits	Description	1	Type	Reset
X	[2] Instruction ex		execution control.	RW	0
		Value	Meaning		
		0	Instruction execution is not		
			allowed.		
		alı	Instruction execution is allowed.		
A	Rela	Address ma	atching mode.	RW	0
		Value	Meaning		
		0	OFF: PMP entry is disable.		
		1	TOR: Top of range. For PMP		
			entry 0, it matches any address A		
			<pre>&lt; pmpaddr0. For PMP entry i, it</pre>		
			matches any address A such that		
			$pmpaddr_i > A >= pmpaddr_{i-1}$ . But		
			the 4-byte range is not supported.		
		2	Reserved.		
		3	NAPOT: Naturally aligned		
			power-of-2 region, >= 8 bytes.		
			This mode makes use of the		
			low-order bits of the associated		
			address register to encode the		
			size of the range. See Table 81		
			for range encoding from the value		
			of a PMP address register.		
WIRI	[6:5]	Reserved W	VIRI field.	WIRI	0
L	[7]	Write lock a	and permission enforcement bit for	W1S*	0
_	171	Machine mo	-		
		Value	Meaning		
		0	Machine mode writes to PMP		
	Offici	ا الما	entry registers are allowed.		
		91	R/W/X permissions apply to S		
	( Offici Relea	sel	and U modes.		
		1	For PMP entry <i>i</i> , writes to pmp <sub>i</sub> cfg		
			and pmpaddr <sub><math>i</math></sub> are ignored.		
			Additionally, if pmp/cfg.A is set to		
			TOR, writes to pmpaddr <sub>i-1</sub> is		
			ignored as well. As for permission		
			enforcement, R/W/X permissions		
			apply to all modes. This bit can		
			only be cleared to 0 with a system		
		1	reset.		

#### Note!

The register type of the "L" bit field is W1S because only a system reset can clear this bit.

# 18.11.2 PMP Address Register

Mnemonic Name: pmpaddr0-pmpaddr15

IPUG528-1.1E 138(403)

IM Requirement: PMP\_SUPPORT

Access Mode: Machine

**CSR Address**: 0x3b0 to 0x3bf (standard read/write)



Each PMP address register encodes bits 33–2 of a 34-bit physical address, as shown in the register format. The encoding is described in Table 18-21 AE250 NAPOT range encoding in PMP address and configuration registers. The "a" in the table represents one bit address, with arbitrary values.

Table 18-21 AE250 NAPOT range encoding in PMP address and configuration registers

Register Content	Match Size(Byte)
aaaaaaa0	8
aaaaaa01	16
aaaaa011	32
	•••
aa011111	2 <sup>XLEN</sup>
a0111111	2 <sup>XLEN+1</sup>
01111111	2 <sup>XLEN+2</sup>
11111111	2 <sup>XLEN+2</sup>

IPUG528-1.1E 139(403)

19 Instruction Latency 19.1 ALU Instructions

# 19 Instruction Latency

This chapter lists instruction throughput and latency. The instruction throughput is the number of cycles before executing the next independent instruction with the same type. The instruction latency is the number of cycles before executing the next instruction with read-after-write dependency.

#### 19.1 ALU Instructions

The latency and the throughput of ALU instructions are both 1 cycle. ALU instructions include:

- Add/Sub: ADD, SUB, ADDI, ADDW, SUBW, ADDIW
- Shift: SLL, SRL, SRA, SLLI, SRLI, SRAI, SLLW, SRLW, SRAW, SLLIW, SRLIW, SRAIW
- Logical: AND, OR, XOR, ANDI, ORI, XORI
- Compare: SLT, SLTU, SLTI, SLTIU
- LUI and AUIPC
- Load effective address instructions
- ADDIGP
- String processing: FFB, FFZMISM, FFMISM, FLMISM
- Bit field operation: BFOS, BFOZ

IPUG528-1.1E 140(403)

19 Instruction Latency 19.2 Load Instructions

## 19.2 Load Instructions

**Table 19-1 Load Instruction Latency** 

Instruction	Throughput (cycles/instruction)	Latency (cycles)
load word from DLM/D-Cache	1	2
load word from ILM	2	4
load word from from AXI/AHB	3	4
load word from low access-latency AHB	1	2
load byte/halfword from DLM/D-Cache	1	3
load byte/halfword from ILM	2	4
load byte/halfword from AXI/AHB	3	5
load byte/halfword from low access-latency AHB	1	3

# 19.3 Multiply Instructions

The latency and throughput of multiply instructions depend on the multiplier implementation.

Table 19-2 Multiply Instruction Latency: Radix Multiplier

Instruction	Throughput (cycles/instruction)	Latency (cycles)
MULHU	4 + 32 / LOG2(MUL_RADIX)	6 + 32 / LOG2(MUL_RADIX)
MUL, MULH, MULHSU	5 + 32 / LOG2(MUL_RADIX)	7 + 32 / LOG2(MUL_RADIX)

Table 19-3 Multiply Instruction Latency: Fast Multiplier

Instruction	releaz#	oughput (cycles/instruction)	Latency (cycles)
MUL, MULH, MULH	J, MULHSU	1	3

## 19.4 Divide and Remainder Instructions

The divide and remainder instructions are implemented using the non-restoring division algorithm with early termination detection.

Instruction	Throughput (cycles/instruction)	Latency (cycles)	
DIVU, REMU	5–36	7–38	
DIV, REM	6–37	8–39	

## 19.5 Branch and Jump Instruction

The branch and jump instruction throughput is 1 cycle/instruction. Branch mis-prediction penalty is3 cycles.

IPUG528-1.1E 141(403)

# 19.6 Trap Return Instruction

The trap return instruction flushes the entire pipeline, and the penalty is 5 cycles.

IPUG528-1.1E 142(403)

20 AE250 AHB Platform 20.1 I/O Signal

# 20 AE250 AHB Platform

The AE250 AHB platform is a pre-integrated platform implementing the AE250 memory map that contains an N25(F) processor. The block diagram is depicted in Figure 4-3 Design Hierarchy. The peripheral platform IPs may be available as either unencrypted RTL or encrypted RTL depending on the N25(F) licensing agreements.

# 20.1 I/O Signal

The top-level module of this platform is ae250\_chip\_wrap. I/O signals of ae250\_chip\_wrap are described in Table 20-1. Signal types are listed below:

Term	Description
I	Input signals
0	Output signals
I/O	Bi-direction signal

#### Table 20-1 I/O Signal

Interface	Signal Name	Туре	Description
General	General X_om I		Operation mode
	X_aopd_por_b	1	Power-on reset in the always-on power domain
	X_por_b	I	Power-on reset in the main power domain
	X_hw_rstn	1	Hardware reset
	X_oschin	1	High frequency oscillator input
	X_osclin	1	Low frequency oscillator input
	X_mpd_pwr_off	0	Main power domain power off indication
	X_rtc_wakeup	0	Alarm wake-up event
	X_wakeup_in	1	External wake-up event
JTAG	X_tdi	1	Test data input
	X_tdo	0	Test data output
	X_tms	I	Test mode select
	X_tck	I	Test clock

IPUG528-1.1E 143(403)

20 AE250 AHB Platform 20.1 I/O Signal

Interface	Signal Name	Туре	Description
	X_trst	I/O	Test reset
SPIn (n=1~4)	X_spin_clk	I/O	SPI clock
	X_spin_csn	I/O	SPI chip select (Active-Low)
	X_spin_mosi	I/O	SPI bus master output / slave input
	X_spin_miso	I/O	SPI bus master input / slave output
	X_spin_holdn	I/O	SPI hold (Active-Low)
	X_spin_wpn	I/O	SPI WP (Active-Low)
I <sup>2</sup> Cn (n=1~4)	X_i2cn_scl	I/O	I <sup>2</sup> C clock
	X_i2cn_sda	I/O	I <sup>2</sup> C data
UARTn (n=1~4)	X_uartn_rxd	I	UART serial data input
	X_uartn_txd	0	UART serial data output
	X_uartn_ctsn	I	UART modem clear to send (Active-Low)
	X_uartn_rtsn	0	UART modem request to send (Active-Low)
	X_uartn_dcdn	I	UART modem data carrier detect (Active-Low)
	X_uartn_dsrn	1	UART modem data set ready (Active-Low)
	X_uartn_dtrn	0	UART modem data terminal ready (Active-Low)
	X_uartn_out1n	0	UART user-defined output 1 (Active-Low)
	X_uartn_out2n	0	UART user-defined output 2 (Active-Low)
	X_uartn_rin	I	UART modem ring indicator (Active-Low)
PITn (n=1~2)	X_pitn_pwm_ch0	0	PWM channel 0
	X_pitn_pwm_ch1	0	PWM channel 1
	X_pitn_pwm_ch2	0	PWM channel 2
	X_pitn_pwm_ch3	0	PWM channel 3
GPIO	X_gpio	I/O	General purpose I/O
	gpio_pullup	0	GPIO output pull_up enable signal
	gpio_pulldown	0	GPIO output pull_down enable signal
AHB External Master/Slave (n=1~15)	hclk_o	0	AHB clock
	hresetn_o	0	AHB reset signal (Active-Low)
	exthmn_haddr	1	Address bus of AHB-Lite master <i>n</i>
	exthmn_hburst	1	Burst type signal of AHB-Lite master <i>n</i>
	exthmn_hport	ı	Protect signal of AHB-Lite master <i>n</i>
	exthmn_hsize	ı	Data size signal of AHB-Lite master <i>n</i>
	exthmn_htrans	1	Transfer type signal of AHB-Lite master <i>n</i>
	exthmn_hwrite	1	Read/write control signal of AHB-Lite master n
	exthmn_hwdata	1	Write data bus of AHB-Lite master <i>n</i>
	exthmn_hrdata	0	Read data bus of AHB-Lite master <i>n</i>
	exthmn_hready	0	Hready signal of AHB-Lite master <i>n</i>
			Indicates that a transfer has finished on the bus
	exthmn_hresp	0	Response signal of AHB-Lite master <i>n</i>

IPUG528-1.1E 144(403)

20 AE250 AHB Platform 20.1 I/O Signal

Interface	Signal Name	Туре	Description
	exthsn_hrdata	I	Read data bus of AHB slave n. The read data bus
			transfers data from bus slaves to bus masters for
			read operations.
	exthsn_hready	I	AHB hready from slave <i>n</i> , indicating that a transfer
			to/from slave <i>n</i> has finished.
	exthsn_hresp	I	Response signal of AHB slave n. This signal
			provides response status of the transfer.
	exthsn_hreadyout	0	AHB hready of slave <i>n</i> , indicating that the bus is
			ready to issue a new transfer.
	exthsn_haddr	0	Address bus of AHB slave <i>n</i>
	exthsn_hburst	0	Write data bus of AHB slave <i>n</i>
	exthsn_hprot	0	Protect signal of AHB slave <i>n</i>
	exthsn_hsel	0	Select signal of AHB slave <i>n</i>
	exthsn_hsize	0	Data size signal of AHB slave <i>n</i> , indicating the size
			of the transfer
	exthsn_htrans	0	Transfer type signal of AHB slave <i>n</i> , indicating the
			type of the current transfer
	exthsn_hwdata	0	Write data bus of AHB slave <b>n</b>
	exthsn_hwrite	0	Transfer direction of AHB slave <i>n</i> . HIGH indicates
			a write transfer and LOW indicates a read transfer.
APB External Slave	pclk_o	0	APB clock
(n=2~31)			
	presetn_o	0	APB reset signal (Active-Low)
	pprot	0	APB protect signal translated from the AHB master
			port.
	pstrb	0	APB write strobe signal translated from the AHB
			master port.
	paddr	0	APB address bus.
	penable	0	APB enable signal translated from the AHB master
			port
	pwrite	0	APB write signal translated from the AHB master
			port
	pwdata	0	APB write data bus translated from the AHB
			master port
	extpsn_psel	0	APB select signal
			This signal indicates that APB slave <i>n</i> is selected
	extpsn_prdata	I	APB read data of slave <b>n</b>
			The read data bus is driven by APB slave <i>n</i> device
			during the read cycles
	extpsn_pready	I	APB ready of slave <b>n</b>
	. –,		The slave uses this signal to extend an APB
			transfer

IPUG528-1.1E 145(403)

Interface	Signal Name	Туре	Description
	extpsn_pslverr	1	This signal indicates a transfer failure of the slave
			n
DMA External Req	dma_ack_ext	0	External burst transfer acknowledge
	dma_req_ext	1	External burst transfer request
Interrupt External	ext_int_src	1	External interrupt sources.
Source			

# 20.2 AE250 Memory Map

Table 20-2 AE250 Memory Map

Base Address	Descripton
0x0000000	RAM Bridge
0x80000000	SPI1 AHB Memory
0xA0000000	Local Memory Slave Port: ILM
0xA0200000	Local Memory Slave Port: DLM
0xE0000000	BMC
0xE0E00000	DMAC
0xE4000000	PLIC
0xE6000000	Machine Timer
0xE6400000	PLIC-SW
0xE6800000	Debug Module
0xF0000000	APBBRG
0xF0100000	SMU
0xF0200000	UART1
0xF0300000	UART2
0xF0400000	PIT1
0xF0500000	WDT
0xF0600000	RTC
0xF0700000	GPIO
0xF0A00000	I2C1
0xF0B00000	SPI1
0xF0F00000	SPI2
0xF1100000	SPI3
0xF1200000	SPI4
0xF1300000	I2C2
0xF1400000	I2C3
0xF1500000	I2C4
0xF1600000	PIT2
0xF1A00000	UART3

IPUG528-1.1E 146(403)

Base Address	Descripton
0xF1B00000	UART4

#### Note!

- The RAM bridge space indicates the size of the RAM behind this bridge. It can be
  different from the size of the address space allocated to the bridge on the bus. The
  default setting allocates a 2GiB space (0x00000000 0x7FFFFFFF) to the bridge on
  the bus. When the bridge sees a transaction for addresses outside of the addressable
  RAM, it will return an error response.
- In addition to the bus view described here, ILM/DLM are accessible by the processor through private address spaces visible only to the processor:
  - The address range of these private address spaces are controlled by \$ILMB and \$DLMB control registers.
  - The private address spaces have higher priority than the bus address spaces in the processor. Accesses will be directed to go through the local memory interfaces and bypass the bus address spaces if they hit the private address spaces.
  - If overlapping of address spaces is not desired, the \$ILMB/\$DLMB control registers could be programmed to avoid overlapping.
  - ILM is visible to the processor at 0x00000000 in the default setting.
  - DLM is visible to the processor at 0x00200000 in the default setting.
- APB and FIO Simulation Model is used in ae250 simulation environment and only for simulation. The base and size of APB and FIO regions can be customized to integrate devices. Please note that the changed base and size of these two regions should not overlap with those of the existing device regions. Otherwise, it may cause unexpected results in platform simulation

# 20.3 Interrupt Assignment

Interrupts in a RISC-V platform are classified into two types: local interrupts and global interrupts. Local interrupts are interrupts that go directly into a RISC-V processor, and global interrupts get arbitrated through a platform-level interrupt controller (PLIC) before going into the RISC-V processor as the external interrupts.

Local interrupts supported by N25(F) include non-maskable interrupts (nmi), machine timer interrupts (mtip) and software interrupts (msip). Additionally, an external interrupt pins (meip) and (seip) accept arbitrated interrupt signaling from PLIC. Table 20-3 AE250 Interrupt Assignment summarizes the interrupt source connectivity for local interrupts.

In the AE250 platform, the PLIC module is instantiated a second time with all interrupt sources tied to zero as the software interrupt controller (PLIC\_SW). The capability of the PLIC controller to generate interrupts through its programming registers is used for generating software

IPUG528-1.1E 147(403)

#### interrupts.

The global interrupt sources in the AE250 platform and their connectivity to PLIC are summarized in Table 20-4 PLIC Interrupt Source.

Table 20-3 AE250 Interrupt Assignment

Interrupt Signal	Description
nmi	WDT
mtip	Machine Timer
meip	PLIC
seip	PLIC
msipC d	PLIC_SW

**Table 20-4 PLIC Interrupt Source** 

Interrupt Source	Description
1	RTC Period
2	RTC Alarm
3	PIT1
4	SPI1
5	SPI2
6	I2C1
7	GPIO
8	UART1
9	UART2
10	DMAC
11	BMC
12	UART3
13	UART4
14	SPI3
15	SPI4
16	PIT2
17	SMU_interrupt_pd
18	SMU_standby_req
19	SMU_wakeup_ok
20	I2C2
21	I2C3
22	12C4

IPUG528-1.1E 148(403)

## 20.4 Functional Description

#### 20.4.1 ATCBMC200 - AHB Bus Matrix

The Bus Matrix Controller (BMC) switches the matrix connections according to the hardware configuration. In addition, the controller has slave information registers for software to enumerate the AHB bus components. Features of the controller include:

- Support of 32 bits address width
- Support of up to 16 AHB masters
- Support of up to 16 AHB slaves
- Including one internal slave for slave information registers and register programming
- Configurable connectivity between masters and slaves
- Programmable two-level priority arbitration scheme

### 20.4.2 ATCAPBBRG100 - AHB-to-APB Bridge

The AHB-to-APB bridge translates AHB transactions to APB transactions targeting a specific APB slave according to the slave base address and address space size configurations. Features of the bridge include:

- Compliant with AMBA 4 APB
- Support of 32 bits address width
- Support of up to 31 APB slaves
- Including one internal slave for slave information registers and register programming
- Configurable base/size for each downstream APB slave
- Support of various synchronous AHB/APB clock ratios (N:1, N = 1, 2, 3, . . . )
- Support of write buffering

#### 20.4.3 ATCUART100 - UART Controller

The UART controller handles communications to the Universal Asynchronous Receiver/Transmitter (UART) serial interface. It has the following features:

- Compatible with the 16C550A register structure
- Support of the hardware flow control (CTS/RTS)
- Support of hardware handshaking to the DMA controller

IPUG528-1.1E 149(403)

- Option of by-8 or by-16 over-sampling frequency
- Configurable transmit/receive FIFO depth: 16/32/64/128 entries

#### 20.4.4 ATCSPI200 - SPI Controller

The SPI controller handles communications to the Serial Peripheral Interface (SPI). The supported serial data formats range from 4 bits to 32 bits in length. Features of the SPI controller include:

- Support of both master and slave mode operations
- Support of memory-mapped accesses (read-only) through the AHB bus
- Support of hardware handshaking to the DMA controller
- Support of the dual I/O and quad I/O modes
- Support of the 3-line mode

#### 20.4.5 ATCIIC100 - I2C Controller

The I2C controller handles communications to the Inter-Integrated Circuit (IIC or I2C) serial interface. Features of the I2C controller include:

- Programmable to be either a master or a slave device
- Programmable clock/data timing
- Support of the I2C-bus Standard-mode (100 kb/s), Fast-mode (400 kb/s) and Fast-mode plus (1 Mb/s)
- Support of hardware handshaking to the DMA controller
- Support of the master-transmit, master-receive, slave-transmit and slave-receive modes
- Support of the multi-master mode
- Support of 7-bit and 10-bit addressing modes
- Support of general call addressing mode
- Support of auto clock stretch

# 20.4.6 ATCWDT200 - Watchdog Timer

The Watchdog Timer (WDT) controller prevents the system from hanging if software is trapped in a deadlock condition. A decrementing counter (the watchdog timer) is maintained in WDT and a watchdog interrupt will be generated once the watchdog timer reaches zero. The timer should be restarted in the watchdog interrupt service routine. A secondary timer called system reset timer starts ticking after the watchdog interrupt, and it gets canceled upon restart of the watchdog timer. Should the watchdog timer be not restarted in time after the watchdog interrupt is triggered, system reset will be triggered by the system reset timer to reset the system. Features of WDT include:

IPUG528-1.1E 150(403)

- Internal/external clock source selection
- Separate timers for the watchdog interrupt and the system reset
- Eight choices of watchdog timer intervals
- Four choices of reset timer intervals
- Register write protection for watchdog timer control register and restart register
- Configurable magic number for register write protection
- Configurable magic number to restart the watchdog timer

#### 20.4.7 ATCRTC100 - Real-Time Clock

Real-time clock (RTC) keeps track of current time relative to a base time. The time is stored in a RTC counter which records the amount of elapsed time since RTC is enabled. Features of RTC include:

- The frequency of clock source (before the clock divider) for the counter is 32.768KHz.
- Separate second, minute, hour and day counters.
- Periodic interrupts: half-second, second, minute, hour and day interrupts.
- Programmable alarm interrupt with specified second, minute and hour values.

RTC duplicates in functionality the RISC-V Machine Timer (Machine Timer). The RTC module is offered for compatibility of existing Andes platform software environment. It may be configured out for a pure RISC-V platform.

#### 20.4.8 ATCPIT100 - PIT Controller

The Programmable Interval Timer (PIT) controller is a set of compact multi-function timers, which can be used as pulse width modulators (PWM) or simple timers. Each multi-function timer provides the following 6 usage scenarios:

- One 32-bit timer
- Two 16-bit timers
- Four 8-bit timers
- One 16-bit PWM
- One 16-bit timer and one 8-bit PWM
- Two 8-bit timers and one 8-bit PWM

Features of the PIT controller include:

Support of AMBA 2.0 APB bus protocol

IPUG528-1.1E 151(403)

- Support of up to 4 multi-function timers
- Six usage scenarios (combination of timer and PWM) for each multi-function timer
- Programmable source of timer clock

#### 20.4.9 ATCGPIO100 - GPIO Controller

The General Purpose I/O (GPIO) controller supports up to 32 channels with independently programmable input/output control. Features of the GPIO controller include:

- Configurable number of GPIO channels (pins): 1–32
- Independent control of each channel
- Programmable I/O direction
- Optional pull-up/down control
- Optional support of interrupt trigger control
- Flexible combination of interrupt trigger modes: high/low level trigger and rising/falling/both edge trigger
- Optional de-bounce functionality for input channels

#### 20.4.10 ATCRAMBRG200 - RAM Bridge

The RAM bridge controller allows standard SRAMs to be accessed on the AHB bus.

Configurable address width: 24 – 64 bits

Configurable data width: 32 or 64 bits

#### 20.4.11 ATCDMAC100 - DMA Controller

The Direct Memory Access Controller (DMAC) enhances system performance by transferring large data blocks between devices in background to offload the processor. Features of DMAC include:

- Up to 8 configurable DMA channels
- Up to 32 DMA request/acknowledge for hardware handshake
- Group round-robin arbitration scheme with 2 priority levels
- Support of 8, 16, and 32-bit data transfers
- Support of chain transfers

The source/destination IDs are needed for programming the handshake pairs when initiating DMA transfers. Table 20-5 DMA Hardware Handshake ID assigns the handshake ID for all devices of the AE250 platform. The source and destination ID should not be the same for a handshake pair since the DMA controller does not support transferring data

IPUG528-1.1E 152(403)

back to the same device.

Table 20-5 DMA Hardware Handshake ID

DMA Handshake ID	Devices
0	SPI1 TX
1	SPI1 RX
2	SPI2 TX
3	SPI2 RX
4	UART1 TX
5	UART1 RX
6	UART2 TX
7	UART2 RX
8	I2C1
9	SPI3 TX
10	SPI3 RX
11	SPI4 TX
12	SPI4 RX
13	UART3 TX
14	UART3 RX
15	UART4 TX
16	UART4 RX
17	12C2
18	12C3
19	I2C4

# 20.5 System Management Unit

# 20.5.1 Summary of Registers

SMU registers are summarized as follows:

**Table 20-6 SMU Register Summary** 

Address Offset	Name ease	Description
0x00	SYSTEMVER	SYSTEM ID & Revision
0x10	WRSR	Wake-up and reset status register
0x14	SMUCR	SMU command register
0x1C	WRMASK	Wake-up and reset mask
0x20	CER	Clock enable register
0x24	CRR	Clock ratio register
0x40	SCRATCH	Scratch pad register
0x50	RESET_VECTOR	CPU Reset Vector

IPUG528-1.1E 153(403)

# 20.5.2 SYSTEM ID & Revision Register (SYSTEMVER) (0x00)

Field Name	Bits	Description	Туре	Reset
MINOR	[3:0]	Minor revision number	RO	0x0
MAJOR	[7:4]	Major revision number	RO	0x0
ID	[31:8]	ID for AE250	RO	0x414525

# 20.5.3 Wake-up and Reset Status Register (WRSR) (0x10)

Field Name	Bits	Description	1	Type	Reset
APOR	[0]	AOPD Powe	AOPD Power-On Reset		Note1
		Value	Meaning		
		0	No action		
		1	Reset has occurred		

IPUG528-1.1E 154(403)

Field Name	Bits	Description	n	Type	Reset
MPOR	[1]	MPD Power	r-On Reset	W1C	Note2
		Value	Meaning	7	
		0	No action	1	
	OSS: -		Reset has occurred		
HW	UTIIC [2]	Hardware R	Reset	W1C	Note3
	Relea		Meaning	7	
		0	Reset didn't occur	1	
	1	Reset has occurred	1		
WDT	[3]	Watchdog F	Reset	W1C	Note3
		Value	Meaning	7	
		0	Reset didn't occur	1	
	1	Reset has occurred	1		
SW	[4]	Software Re	W1C	Note3	
	[4]	Value	Meaning	7	140100
		0	Reset didn't occur	1	
		1	Reset has occurred	1	
WI	ro1	Make up by	- cuternal cuanta	W1C	0
VVI	[8]		external events	WIG	U
		Value	Meaning	4	
		0	Wake-up event didn't occur	4	
		1	Wake-up event has occurred		
ALM	[9]	Wake-up by	Wake-up by RTC alarm events		0
		Value	Meaning	]	
		0	Wake-up event didn't occur		
		1	Wake-up event has occurred		
DBG	[10]	Wake-up by	debug requests	W1C	0
		Value	Meaning	7	
		0	Wake-up event didn't occur	1	
		1	Wake-up event has occurred	1	

#### Note

- APOR is reset to 1 during the AOPD power-on reset.
- MPOR is reset to 1 during the MPD power-on reset.
- HW, WDT, and SW are reset to 0 during the AOPD power-on reset.

IPUG528-1.1E 155(403)

# 20.5.4 SMU Command Register (SMUCR) (0x14)

Field Name	Bits	Description	1	Type	Reset
SMUCMD	[7:0]	SMU comm	and	WO	0
		Value	Meaning		
		0x3c	Software reset to reset the whole system.		
		0x5a	Power off the main power domain.		
			The register would be cleared to 0		
			when the wake-up event happens.		
		0x55	Standby command that triggers		
			the standby request to the		
			processor. If the Clock Ratio		
			Register (CRR) has been		
			modified, SMU waits for the clock		
			ratio change to take effect and		
			then directly wakes up the		
			processor. Otherwise, SMU waits		
			for a wake-up event before		
			waking up the processor.		

# 20.5.5 Wake-up and Reset Mask Register (WRMASK) (0x1c)

Field Name	Bits	Description	n	Туре	Reset
WIMASK	[8]	Indicating w	hether external events will trigger	RW	0
		wake-ups.			
		Value	Meaning		
		0	Don't mask		
		1	Mask the wake-up event		
			•	J	

IPUG528-1.1E 156(403)

Field Name	Bits	Description	1	Type	Reset
ALMMASK	[9]	Indicating w	Indicating whether RTC events will trigger		0
		wake-ups.			
		Value	Meaning		
	(055: -:	0	Don't mask		
	Offici	arı	Mask the wake-up event		
DBGMASK	Reloa	RW	0		
		Value	Meaning		
		0	Don't mask		
		1	Mask the wake-up event		

# 20.5.6 Clock Enable Register (CER) (0x20)

This register controls all clocks in the platform. The processor clock, AHB/APB bus clock should be turned on/off following the Processor/Bus Clock Operation Sequences described after the bit fields description.

Bits	Description	n	Туре	Reset
[0]		•	RW	1
	disable/ena	ble operation must follow the		
	Processor (	Clock Operation Sequence.		
	Value	Meaning		
	0	Disable clock		
	1	Enable clock		
[1]	AHB bus clo	ock enable.	RW	1
	The AHB bu	us clock disable/enable operation		
	must follow	the Bus Clock Operation Sequence.		
	Value	Meaning		
	0	Disable clock		
	1	Enable clock		
	[0]	[0] Processor of disable/ena Processor of Value  0 1  [1] AHB bus clot The AHB bus must follow Value	[0] Processor clock enable. The processor clock disable/enable operation must follow the Processor Clock Operation Sequence.    Value	[0] Processor clock enable. The processor clock disable/enable operation must follow the Processor Clock Operation Sequence.    Value   Meaning   0   Disable clock   1   Enable clock     1   Enable clock   RW    The AHB bus clock enable. RW    The AHB bus clock disable/enable operation must follow the Bus Clock Operation Sequence.

IPUG528-1.1E 157(403)

Field Name	Bits	Description	n	Type	Reset
PCLK_EN	[2]	Main APB t	Main APB bus clock enable. The APB bus clock		1
		disable/ena	ble operation must follow the Bus		
		Clock Oper	ation Sequence.		
	066	Value	Meaning		
	Omc	al b	Disable clock		
	Relea	60	Enable clock		
PCLK_UART1_EN	[3]		B bus clock enable	RW	0
FOLK_OARTI_EN	[9]	Value	Meaning	nvv	U
		0	Disable clock		
		1			
		-	Enable clock		
PCLK_UART2_EN	[4]	UART2 APE	B bus clock enable	RW	0
		Value	Meaning		
		0	Disable clock		
		1	Enable clock		
PCLK_SPI1_EN	(E)	CDI4 ADD H	ous clock enable	RW	0
POLK_SFII_EN	[5]	Value	Meaning	nw	U
		0	Disable clock		
		1	Enable clock		
		'	Eliable clock		
PCLK_SPI2_EN	[6]	SPI2 APB t	ous clock enable	RW	0
		Value	Meaning		
		0	Disable clock		
		1	Enable clock		
PCLK_GPIO_EN	[7]	GPIO APR	bus clock enable	RW	0
TOLK_GITIO_LIV	[/]	Value	Meaning	****	0
		0	Disable clock		
		1	Enable clock		
		'	Litable clock		
PCLK_I2C_EN	[8]	I2C APB bu	is clock enable	RW	0
		Value	Meaning		
		0	Disable clock		
		1	Enable clock		
PCLK_WDT_EN	[9]	WDT APB I	bus clock enable	RW	0
==: <u>-</u> ,	(-)	Value	Meaning		
		0	Disable clock		
	O.C		Enable clock		
PCLK_PIT_EN	Offic [10]		us clock enable	RW	0
. SEK_ITI_EN	Relea		Meaning		U
C		0	Disable clock		
		1	Enable clock		

IPUG528-1.1E 158(403)

#### PROCESSOR CLOCK OPERATION SEQUENCE

- 1. Set RTC alarm in the RTC programming register (optional).
- 2. Set CCLK\_EN to 0.
- 3. Set standby command in the SMU command register.
- SMU issues an external interrupt to the processor notifying the standby request.
- The processor should execute the WFI instruction to make the processor go into the WFI mode.
- The Processor clock is disabled after the processor enters the WFI mode.
- 5. The Processor clock is enabled and the processor is waked up when a wake-up event arrives.
- 6. Clear the SMU command and status registers.

#### **BUS CLOCK OPERATION SEQUENCE**

- Set RTC alarm in the RTC programming register (optional).
- 8. Set PCLK\_EN, HCLK\_EN or CCLK\_EN to 0.
- 9. Set standby command in the SMU command register.
- SMU issues an external interrupt to the processor notifying the standby request.
- The processor should execute the WFI instruction to make the processor go into the WFI mode.
- The bus clock or processor clock is disabled after the processor enters the WFI mode, depending on the PCLK\_EN, HCLK\_EN and CCLK\_EN setting.
- 11. The bus clock is enabled and the processor is waked up when a wake-up event arrives
- 12. Clear the SMU command and status registers.

IPUG528-1.1E 159(403)

# 20.5.7 Clock Ratio Register (CRR) (0x24)

Bits	Description	1	Type	Reset
		lock select	RW	0
(Releas	<b>O</b> Value	Meaning		
	0	OSCH (Default)		
	1	Divide OSCH by 2		
[3:1]	HCLK and F	PCLK clock ratio select	RW	0
	Value	core_clk : hclk : pclk		
		(frequency)		
	0	1:1:1		
	1	1:1:1/2		
	2	1:1:1/4		
	3	1:1/2:1/2		
	4	1:1/2:1/4		
	5-7	Reserved		
	Releas	[0] Processor of Called Sevalue  0	[0] Processor clock select    Value	[0] Processor clock select  RW    Column   Meaning

# 20.5.8 Scratch Pad Register (SCRATCH) (0x40)

This register is a scratch register and it retains values when the rest of the system is powered down. It could be used to hold some parameters during the power down period.

Field Name	Bits	Description	Type	Reset
SCRATCH	[31:0]	Scratch register	RW	0

# 20.5.9 Reset Vector (RESET\_VECTOR) (0x50)

This register controls the value driven to the reset\_vector[31:0] input signal of the N25(F) processor.

Field Name	Bits	Description	Туре	Reset
RESET_VECTOR	[31:0]	Entry address upon processor reset.	RW	0x80000000

IPUG528-1.1E 160(403)

# 21 Platform-Level Interrupt Controller (PLIC)

#### 21.1 Introduction

Andes Platform-Level Interrupt Controller (NCEPLIC100) prioritizes and distributes global interrupts. It is compatible with RISC-V PLIC with the following features:

- Configurable interrupt trigger types
- Software-programmable interrupt generation
- Preemptive priority interrupt extension
- Vectored interrupt extension

The block diagram of NCEPLIC100 is shown in Figure 21-1 NCEPLIC100 Block Diagram. Interrupt sources (e.g., devices) send interrupt requests to NCEPLIC100 through the int\_src signals. The signals can be level-triggered or edge-triggered, and they are converted to interrupt requests by the interrupt gateway. Interrupt requests are prioritized and routed to interrupt targets (e.g., AndesCore processors) according to interrupt settings. Interrupt settings include enable bits, priorities, and priority thresholds, and these settings are programmable through the bus interface.

The tx\_eip (x stands for the target number) signal is an external interrupt pending notification signal to the targets. It is a level signal summarizing the interrupt pending (IP) status of all interrupt sources to target x. When a target takes the external interrupt, it should send an interrupt claim request (bus read request) to retrieve the interrupt ID, upon which the corresponding interrupt pending status bit will be cleared and tx\_eip will be deasserted. tx\_eip is guaranteed to be deasserted for at least one cycle even if there are pending interrupt sources still remaining. This is done to ensure that the interrupt detection logic of the target processor

IPUG528-1.1E 161(403)

could see the remaining interrupt pending status.

The interrupt gateway stops processing newer interrupt requests from its interrupt sources once it reports an interrupt request. When the target has serviced the interrupt, it should send the interrupt completion message (bus write request) to NCEPLIC100 such that the interrupt gateway resumes processing newer interrupt requests.

The interrupt pending bit array of the PLIC registers provides a summary of all interrupt sources status. In addition, it is also writable for setting software-programmed interrupts for the corresponding interrupt sources. See Interrupt Pending for more information.

NCEPLIC100 implements two Andes specific extensions. See Support for Preemptive Priority Interruptfor information regarding the Andes preemptive priority interrupt extension and Vectored Interrupts for information regarding the Andes vectored PLIC extension.

Interrupt Gateway

Official eip[0] Interrupt Target (Processor)

Routing eip[1] Interrupt Target (Processor)

Interrupt Target (Processor)

Interrupt Target (Processor)

NCEPLIC100

AHB

Figure 21-1 NCEPLIC100 Block Diagram

# 21.2 Support for Preemptive Priority Interrupt

NCEPLIC100 implements the Andes preemptive priority interrupt extension which enables faster responses for high-priority interrupts. With this extension, if a high-priority interrupt arrives and the global interrupt is enabled (i.e., mstatus.MIE is 1), the processor will stop servicing the current low-priority interrupt and begin servicing this new high-priority interrupt. The handling of the suspended lower-priority interrupts will resume only after the handling of the higher-priority interrupt ends. Interrupts of same or lower priorities will not cause preemption to take effect and interfere the handling of the current interrupt. They have to wait until the handling of the current interrupt finishes.

To support this feature, the PLIC core is enhanced with a preempted

IPUG528-1.1E 162(403)

priority stack for each target. The stack saves and restores priorities of the nested/preempted interrupts for the target it is associated. The operation of the preempted stack is implicitly performed through two regular PLIC operations (Interrupt Claim and Interrupt Completion). See the next two subsections for more information.

This feature is enabled by setting the PREEMPT field (bit 0) of the Feature Enable Register (offset: 0x0000) to 1.

#### 21.2.1 Interrupt Claims with Preemptive Priority

When a target sends an interrupt claim message to the PLIC core, the PLIC core will atomically determine the ID of the highest-priority pending interrupt for the target and then deassert the corresponding source's IP bit. The PLIC core will then return the ID to the target.

At the same time, the priority number in the target's Priority Threshold Register will be saved to a preempted priority stack for that target and the new priority number of the claimed interrupt will be written to the Priority Threshold Register.

#### 21.2.2 Interrupt Completion with Preemptive Priority

When a target sends an interrupt completion message to the PLIC core, in addition to forwarding the completion message to the associated gateway, the PLIC core will restore the highest priority number in the preempted priority stack back to the Priority Threshold Register of the target.

Note that out-of-order completion of interrupts is not allowed when this feature is turned on — the latest claimed interrupt should be completed first.

# **21.3 Vectored Interrupts**

NCEPLIC100 enhances the RISC-V PLIC functionality with the vector mode extension to allow the interrupt target to receive the interrupt source ID without going through the target claim request protocol. This feature can shorten the latency of interrupt handling by enabling the interrupt target to run the corresponding interrupt handler directly upon accepting the external interrupt. It is enabled by setting the VECTORED field (bit 1) of the Feature Enable Register (offset: 0x0000) to 1.

Two extra interface signals, tx\_eiid and tx\_eiack, are added to facilitate interrupt handling in the vector mode. When a valid interrupt is sent to PLIC, PLIC would send tx\_eip with tx\_eiid. Upon accepting the interrupt, the

IPUG528-1.1E 163(403)

target asserts tx\_eiack to PLIC and takes tx\_eiid as the interrupt source ID. The assertion of tx\_eiack would cause the deassertion of tx\_eip and clearing of the tx\_IP bit of corresponding interrupt source as does the handling of the interrupt claim request.

Note that interrupt completion messages are still required to notify the interrupt gateway the completion of interrupt handling and to forward additional interrupts to the PLIC core.

The interrupt priority arbitration works differently under the vector mode. In the non-vector mode, PLIC continues to arbitrate among all active interrupts even after the target is notified of occurrence of some interrupts (tx\_eip sent to the target). Arbitration is not final until the claim request message is processed. In the vector mode, interrupt arbitration is final as soon as tx\_eip is posted to the interrupt target. Interrupt arbitration resumes after tx\_eiack is replied to PLIC and tx\_eip is deasserted. The protocol does not change tx\_eiid on the fly to allow PLIC and the interrupt target to operate at different clock domains.

The vector mode extension is designed such that each interrupt source is statically assigned to a single target. No two targets should compete servicing (claiming) the same interrupt source through the handshaking interface signals (tx\_eiack). Otherwise, unpredictable results may occur. Despite automatic dispatching, the PLIC interrupt claim request protocol still works under the vector mode for the interrupt handler to claim additional interrupts.

#### 21.3.1 Vector Mode Protocol




Figure 21-2 NCEPLIC100 Vector Mode Protocol

- tx\_eiid remains stable when tx\_eip is asserted.
- When tx\_eip is asserted, it remains asserted until tx\_eiack is asserted or an interrupt claim request is sent to PLIC.
- The assertion of tx\_eiack causes the deassertion of tx\_eip, which in turn causes the deassertion of tx\_eiack.
- If there are more pending interrupts, tx eip is asserted again after

IPUG528-1.1E 164(403)

deassertion of tx\_eiack.

# 21.4 PLIC Configuration Options

Table 21-1 PLIC Configuration Parameters summarizes all supported configuration parameters and the subsections describe the parameters in detail.

**Table 21-1 PLIC Configuration Parameters** 

Parameter Name	Туре	Valid Values	Default Value
INT_NUM	Integer	1–1023	63
TARGET_NUM	Integer	1–16	1
MAX_PRIORITY	Integer	3/7/15/31/63/127/255	15
EDGE_TRIGGER	Integer	See Section 19.4.4	0
ASYNC_INT	Integer	See Section 19.4.5	0
ADDR_WIDTH	Integer	≥22	32
DATA_WIDTH	Integer	32/64	32
VECTOR_PLIC_SUPPORT	String	"yes"/"no"	"yes"
PLIC_BUS	String	"ahb"/"axi"	"axi"

#### 21.4.1 Number of Interrupts

INT\_NUM determines the number of interrupts.

# 21.4.2 Number of Targets

TARGET\_NUM determines the number of interrupt targets.

# 21.4.3 Maximum Interrupt Priority

MAX\_PRIORITY determines the valid priority levels of the interrupt sources and the target threshold. The priority value 0 is reserved to mean "never interrupt", and the larger the priority value, the higher the interrupt priority.

# 21.4.4 Edge Trigger

EDGE\_TRIGGER is regarded as a bit vector and each bit controls whether the corresponding interrupt source is level-triggered or edge-triggered:

- Value 0 means level-triggered; and
- Value 1 means edge-triggered.

The bit width of EDGE\_TRIGGER should be (INT\_NUM+1).

IPUG528-1.1E 165(403)

#### 21.4.5 Asynchronous Interrupt Source

ASYNC\_INT is a bit vector where each bit indicates whether the corresponding interrupt source is asynchronous or synchronous.

- Value 0 means the interrupt source is synchronous.
- Value 1 means the interrupt source is asynchronous.

The bit width of ASYNC\_INT should be (INT\_NUM+1).

#### 21.4.6 Address Width of PLIC Bus Interface

ADDR\_WIDTH determines the address width of PLIC bus. The address width should be greater than or equal to 22 to encompass all addressable PLIC memory space.

#### 21.4.7 Data Width of PLIC Bus Interface

DATA\_WIDTH determines the data width of PLIC bus. PLIC AHB interface only supports 32-bit data width.

#### 21.4.8 Support For Vectored PLIC Extension

VECTOR\_PLIC\_SUPPORT controls whether to include Andes Vectored PLIC Extension or not.

# 21.4.9 Bus Type of PLIC

PLIC BUS determines the bus type of PLIC.

String "ahb" indicates PLIC is an AHB slave device.

# **21.5 PLIC Registers**

# 21.5.1 Memory Map

NCEPLIC100 registers are accessed through bus transfers, and the memory map is shown in Table 21-2 AndeStar-V5 PLIC Memory Map. Please note that NCEPLIC100 supports only 32-bit transfers. Behaviors of 8-bit and 16-bit transfers are UNDEFINED, and the transfers might be ignored or result in error responses.


IPUG528-1.1E 166(403)

Table 21-2 AndeStar-V5 PLIC Memory Map

Address Offset		Description
Begin	End	_
0x000000	0x000003	Feature enable register
0x000004	0x000007	Source 1 priority
0x000008	0x00000B	Source 2 priority
0x000FFC	0x000FFF	Source 1023 priority
0x001000	0x00107F	Pending array
0x001080	0x0010FF	Trigger type array
0x001100	0x001103	Number of interrupts and targets
0x001104	0x001107	Version and max priority register
0x002000	0x00207F	Target 0 interrupt enable bits
0x002080	0x0020FF	Target 1 interrupt enable bits
0x002780	0x0027FF	Target 15 interrupt enable bits
0x200000	0x200003	Target 0 priority threshold
0x200004	0x200007	Target 0 claim/complete
0x200400	0x20041F	Target 0 preempted priority stack
0x201000	0x20141F	Target 1 priority threshold, claim/complete,
		preempted priority stack
0x20F000	0x20F41F	Target 15 priority threshold, claim/complete,
		preempted priority stack

# 21.5.2 Feature Enable Register

Offset: 0x0



This register enables preemptive priority interrupt feature and the vector mode.

IPUG528-1.1E 167(403)

Field Name	NE Bits a	Description		Type	Reset
PREEMPT	[0]	Preemptive p	oriority interrupt enable	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		
VECTORED	[1]	Vector mode	enable	RW	0
		Value	Meaning		
		0	Disabled		
		1	Enabled		
		Please note	that both this bit and the		
		mmisc_ctl.VE	EC_PLIC bit of the processor should		
		be turned on	for the vectored interrupt support to		
		work correctl	y. See Section 15.8.7 for the		
		definition of t	he VEC_PLIC bit.		

# 21.5.3 Interrupt Source Priority

Offset: n\*4



This register determines the priority for interrupt source n (1  $\leq$  n  $\leq$  1023).

Field Name	NE Bits a	Description	1	Type	Reset
PRIORITY	[31:0]	Interrupt sou	urce priority. The valid range of this	RW	0
		field is deter	mined by the MAX_PRIORITY field		
		of the Version	on & Maximum Priority Configuration		
		Register.	Register.		
		Value	Value Meaning		
		0	Never interrupt.		
		1-255	1–255 Interrupt source priority. The		
			larger the value, the higher the		
			priority.		

# 21.5.4 Interrupt Pending

Offset: 0x1000 to 0x107F

These registers provide the interrupt pending status of interrupt sources, and a way for software to trigger an interrupt without relying on external devices. Every interrupt source occupies 1 bit. There are a total of 32 registers, each 32-bit wide, for 1023 interrupt sources.

IPUG528-1.1E 168(403)

When these registers are read, the interrupt pending status of interrupt sources are returned. The pending bits could be set by writing a bit mask that specifies the bit positions to be set, and this action would result in software-programmed interrupts of the corresponding interrupt sources. The pending bits could only be cleared through the Interrupt Claim requests.

The location of the interrupt pending bit for interrupt source n can be determined by the following equations:

Word offset address: 0x1000 + 4 \* floor(n/32)

Bit Position: n modulo 32

#### 21.5.5 Interrupt Trigger Type

Offset: 0x1080 to 0x10FF

These registers are read-only and indicate the configured interrupt trigger type of interrupt sources. Every interrupt source occupies 1 bit. There are a total of 32 registers, each 32-bit wide, for 1023 interrupt sources. The location of the interrupt trigger type bit for interrupt source n can be determined by the following equations:

Word offset address: 0x1080 + 4 \* floor(n/32)

Bit Position: n modulo 32

The meaning of each bit is shown in Table 21-3 Meaning of Trigger Type.

Table 21-3 Meaning of Trigger Type

Value	Meaning
0	Level-triggered interrupt
1	Edge-triggered interrupt

# 21.5.6 Number of Interrupt and Target Configuration Register

**Offset**: 0x1100

16 15		
NUM_TARGET	NUM_INTERRUPT	
-		

This register indicates the number of supported interrupt sources and supported targets.

IPUG528-1.1E 169(403)

Field Name	NC Bits	Туре	Reset	
NUM_INTERRUPT	[15:0]	The number of supported interrupt sources	RO	IM
NUM_TARGET	[31:16]	The number of supported targets	RO	IM

#### 21.5.7 Version & Maximum Priority Configuration Register

**Offset**: 0x1104

31 16	15 0
MAX_PRIORITY	VERSION

This register indicates the version and the maximum priority of PLIC implementation.

Field Name	NE Bits	Туре	Reset	
VERSION	[15:0]	The version of the AndeStar-V5 PLIC design	RO	IM
MAX_PRIORITY	[31:16]	The maximum priority supported	RO	IM

#### 21.5.8 Interrupt Enable Bits for Target m

**Offset**: (0x2000+m\*128) to (0x207F+m\*128)


These registers control the routing of interrupt source n to target m. Every interrupt source occupies 1 bit for each target to enable interrupt processing for that target. There are a total of 32 registers for 1023 interrupt sources for each target. The location of the interrupt enable bit for interrupt source n to target m can be determined by the following equations:

Word offset address: 0x2000 + 128 \* m + 4 \* floor(n/32)

Bit position: n modulo 32

# 21.5.9 Priority Threshold for Target m

Offset: 0x200000+4096\*m



Each interrupt target is associated with one Priority Threshold Register. Only active interrupts with priorities strictly greater than the threshold will cause an interrupt notification to be sent to the target.

IPUG528-1.1E 170(403)

Field Name	Bits	Description	Type	Reset
THRESHOLD	[31:0]	Interrupt priority threshold. The valid range of	RW	0
		this field is determined by the MAX_PRIORITY		
		field of the Version & Maximum Priority		
		Configuration Register.		

#### 21.5.10 Claim and Complete Register for Target m

Offset: 0x200004+4096\*m



There is one Claim and Complete Register for each interrupt target. Reading this register claims an interrupt source and returns the ID of that interrupt source.

The interrupt gateway stops processing newer interrupt requests from its interrupt sources until the earlier interrupt request is completed. Writing this register with an interrupt ID serves as the interrupt completion message acknowledging to PLIC that the handling of the claimed interrupt has been serviced in target m and the associated interrupt gateway may resume processing newer interrupt requests.

The interrupt gateway only resumes processing of newer interrupt requests if the enable bit of the interrupt source for Target m is set. If the enable bit is not set, the interrupt completion message is ignored.

Generally there are no limitations to the order of interrupt claims and completions except when the preemptive priority mode is enabled. When PLIC is in the preemptive priority mode, the latest claimed interrupt should be completed first.

Field Name	Bits	Description	Туре	Reset
INTERRUPT_ID	[9:0]	On reads, indicating the interrupt source that has	RW	0
		being claimed. On writes, indicating the interrupt		
		source that has been handled (completed).		

# 21.5.11 Preempted Priority Stack Registers for Target m

**Offset**: (0x200400+4096\*m) to (0x20041F+4096\*m)

These registers are read/writable registers for accessing the preempted priority stack for target m. The purpose of these registers are for saving and restoring priorities of the nested/preempted interrupts for a particular target.

IPUG528-1.1E 171(403)

There are a total of 8 registers, each 32-bit wide, for 255 priority levels. Each bit in these registers indicates if the corresponding priority level has been preempted by a higher-priority interrupt. The location of the priority level bit for priority p of target m (Word offset Address, Bit Position) can be determined by the following equations:

Word offset Address: 0x20\_0400 + 4096 \* m + 4 \* floor(p/32)

Bit Position: P modulo 32

# 21.6 Interrupt Latency

Figure 21-3 Minimum Interrupt Latency illustrates the minimum timing for the processor to execute the first instruction.

When a device asserts INT\_SRC[n], it takes 3 BUS\_CLK cycles for NCEPLIC100 to arbitrate interrupts and assert its MEIP output signal, where BUS\_CLK is the clock source of NCEPLIC100. When the MEIP signal is asserted, it takes one CORE\_CLK cycle for the processor to latch the signal into the mip register. The interrupt is usually taken immediately in the same cycle, unless current operations cannot be interrupted (e.g., load to device regions).

How the processor fetches the trap handler for handling the associated external interrupt depends on its vector interrupt setting. When mmisc\_ctl.VEC\_PLIC is 0, the processor fetches the instruction pointed by mtvec. When mmisc\_ctl.VEC\_PLIC is 1 (vector mode), mtvec points to a table of entry point addresses, one entry for each external interrupt. It takes the processor 3 additional CORE\_ CLK cycles to fetch the entry point address, before fetching the first instruction of the associated trap handler. The waveform assumes that instruction fetch returns immediately without wait states.

The processor implements a 5-stage pipeline, so it takes at least 5 CORE\_CLK cycles for the first instruction of the trap handler to execute and retire.

In summary, the minimum latency is 3 BUS\_CLK and 6 CORE\_CLK cycles. The latency is counted from assertion of INT\_SRC[n] to the end of execution of the first instruction of the trap handler.

IPUG528-1.1E 172(403)




Figure 21-3 Minimum Interrupt Latency

# 21.7 Interface Signals

NCEPLIC100 offers AHB bus interfaces. The interfaces are selected by the PLIC\_BUS parameter. The interface signals to both interfaces are simultaneously present on its module port list and only the selected one will be used. The other group of signals will be unused and left floating.

The tables below describe the interface signals of NCEPLIC100 and the clock to NCEPLIC100 should be synchronous to that of AE250.

Table 21-6 Valid AHB Transactions for NCEPLIC1006 summarizes valid transactions that NCEPLIC100 accepts. It responds to invalid transactions by returning undefined values for read transactions and ignoring writes.

IPUG528-1.1E 173(403)

**Table 21-4 General Signals of NCEPLIC100** 

Signal Name	Direction	Description
clk	input	Clock
reset_n	input	Reset (Active-Low)
int_src[INT_NUM:1]	input	Interrupt sources. The sources could be configured
		to be asynchronous inputs through the ASYNC_INT
		parameter. See Section 19.4.5 for detail.
tx_eip	output	External interrupt pending for target x.
tx_eiid[9:0]	output	External interrupt id for target x, see Section 19.3
		for detail.
tx_eiack	input	Interrupt acknowledgment from target x, see
		Section 19.3 for detail.

**Table 21-5 AHB Interface Signals of NCEPLIC100** 

Signal Name	Direction	Description
hsel	input	Slave Select
hrdata[31:0]	output	Read data bus
hready	input	Transfer done signal of AHB bus
hreadyout	output	Transfer done signal of PLIC
hresp[1:0]	output	Transfer response
haddr[ADDR_WIDTH-1:0]	input	Address bus
hburst[2:0]	input	Burst type
hlock	input	Locked transfer
hprot[3:0]	input	Protection control
hsize[2:0]	input	Transfer size
htrans[1:0]	input	Transfer type
hwdata[31:0]	input	Write data bus
hwrite Roloaco	input	Transfer direction

Table 21-6 Valid AHB Transactions for NCEPLIC100

Transaction Type
Single WORD
INCR WORD
WRAP4 WORD
INCR4 WORD
WRAP8 WORD
INCR8 WORD
WRAP16 WORD
INCR16 WORD

IPUG528-1.1E 174(403)

22 Machine Timer 22.1 Introduction

# **22** Machine Timer

#### 22.1 Introduction

The RISC-V architecture defines a machine timer that provides a real-time counter and generates timer interrupts. NCEPLMT100 is an implementation of the machine timer, and the block diagram is shown in the following figure.

This timer is not to be confused with the real-time clock timer of typical computing platforms. Per RISC-V privileged specification, the timer clock (mtime\_clk) could be clocked at any arbitrary frequency as long as it is a fixed frequency clock that is not affected by clock gating or frequency scaling of clocks in the rest of the platform. On the other hand, real-time clock timer is usually clocked by a 32768Hz clock. The linux kernel expects microsecond resolution for the mtime, so it imposes an additional requirement that mtime\_clk has to be greater than 1MHz. For non-linux applications, mtime\_clk could share the same clock source as the real-time clock timer.

The RISC-V privileged specification expects that software discovers the frequency of mtime\_clk through a platform specific mechanism. For linux kernels, this is achieved through the Device Tree specification.

NCEPLMT100 imposes a frequency limitation on the frequency of the mtime\_clk clock. The mtime update synchronization logic requires that the frequency of the bus interface of NCEPLMT100 should be at least 2x faster than that of the mtime\_clk clock when mtime is accessed.


On Andes evaluation platforms, the frequency of mtime\_clk is set to the normal operating frequency of APB clocks to minimize the number of clock sources in FPGA.

NCEPLMT100 primarily consists of two registers: mtime and mtimecmp. The mtime register is a 64-bit real-time counter clocked by mtime\_clk. The mtimecmp register stores a 64-bit value for comparing with

IPUG528-1.1E 175(403)

mtime. When the value in mtime is greater than or equal to the value in mtimecmp, the mtip signal is asserted for generating a timer interrupt. When mtimecmp is written, the interrupt is cleared and the mtip signal is deasserted.

Figure 22-1 NCEPLMT100 Block Diagram



# **22.2 Machine Timer Registers**

0x(n+8) - 0x(n+B)

0x(n+C) - 0x(n+F)

NCEPLMT100 registers are accessed through the bus interface, and their memory map is shown in Table 22-1 NCEPLMT100 Memory Map.

Please note that NCEPLMT100 supports only 32-bit transfers. Behaviors of 8-bit and 16-bit transfers are UNDEFINED, and these transfers might be ignored as well as result in error responses or unexpected register updates.

Address Offset	Description
0x0 - 0x3	mtime[31:0]
0x4 - 0x7	mtime[63:32]
0x8 – 0xB	mtimecmp0[31:0]
0xC - 0xF	mtimecmp0[63:32]
0x10 - 0x13	mtimecmp1[31:0]
0x14 - 0x17	mtimecmp1[63:32]
0x18 - 0x1B	mtimecmp1[31:0]
0x1C - 0x1F	mtimecmp1[63:32]

Table 22-1 NCEPLMT100 Memory Map

mtimecmpn[31:0]

mtimecmpn[63:32]

The mtime register is driven by mtime\_clk, which is assumed to be slower than the clock of the bus interface. The mtime\_shadow shadow register is maintained in the bus clock domain to reduce the latency of accessing the mtime register in the slow clock domain. The values of mtime and mtime\_s hadow registers are constantly synchronized such that mtime\_shadow maintains the most up-to-date values of mtime. The value

IPUG528-1.1E 176(403)

22 Machine Timer 22.3 Interface Signals

in mtime\_shadow is instantly returned when reading mtime register. When writing the mtime register, bus write transactions finish when the values are written to the mti me\_shadow register, and NCEPLMT100 handles the synchronization to mtime in the background.

# **22.3 Interface Signals**

The interface ports of the NCEPLMT100 are described in this section. All signals are Active-High unless otherwise indicated.

NCEPLMT100 offers one type of bus interfaces: AHB interface. The interfaces are selected by the BUS\_TYPE parameter. The interface signals to both interfaces are simultaneously present on its module port list and only the selected one will be used. The other group of signals will be unused and left floating.

The tables below describe the interface signals of NCEPLMT100 and the clock to NCEPLMT100 should be synchronous to that of AE250.

Table 22-5 summarizes valid transactions that NCEPLMT100 accepts.

Signal Name	Direction	Description				
clk	input	Clock for the bus interface				
resetn	input	Reset for the bus interface (Active-Low)				
mtime_clk	input	Clock for the mtime counter. See Section 20.1				
por_rstn input		Power on reset (Active-Low) for initializing the				
		mtime counter				
stoptime	input	Stop counting the mtime counter				
mtip[NHART-1:0]	output	Timer interrupt pending				

**Table 22-2 General Signals of NCEPLMT100** 

Table 22-3 AHB Interface Signals of NCEPLMT100

Signal Name	Direction	Description			
hsel	input	Slave Select			
hrdata[31:0]	output	Read data bus			
hready	input	Transfer done signal of AHB bus			
hreadyout	output	Transfer done signal of Machine Timer			
hresp[1:0]	output	Transfer response			
haddr[ADDR_WIDTH-1:0]	input	Address bus			
hburst[2:0]	input	Burst type			
hlock	input	Locked transfer			
hprot[3:0]	input	Protection control			
hsize[2:0]	input	Transfer size			
htrans[1:0]	input	Transfer type			
hwdata[31:0]	input	Write data bus			
hwrite	input	Transfer direction			

IPUG528-1.1E 177(403)

22 Machine Timer 22.3 Interface Signals

**Table 22-5 Valid AHB Transactions for NCEPLMT100** 

Transaction Type	
Single WORD	

IPUG528-1.1E 178(403)


23 Debug Subsystem 23.1 Overview

# $23_{\mathrm{Debug\,Subsystem}}$

#### 23.1 Overview

The AE250 debug subsystem implements RISC-V External Debug Support (TD003) V0.13. Figure 23-1 Debug Subsystem Block Diagram shows the block diagram of the debug subsystem, which contains two components: NCEPLDM200 and NCEJDTM200. NCEPLDM200 is the debug module, which could be accessed through its two AHB slave ports. One is the system interface port, which is for an AE250 processor to access the debug module through the system bus. The other one is the Debug Memory Interface (DMI) port, which is accessed by NCEJDTM200 (JTAG Debug Transport Module). NCEJDTM200 converts debug commands in JTAG interfaces of external debuggers to bus read/write requests to the DMI port.

Figure 23-1 Debug Subsystem Block Diagram



IPUG528-1.1E 179(403)

Debug interrupts cause AE250 to enter the debug mode and redirect the instruction fetch to the debug exception handler, whose entry point should be the base address of NCEPLDM200 and defined by the DEBUG\_VEC parameter of AE250.

NCEPLDM200 includes a Debug ROM at its base address that defines the debug exception handler. When invoked, the debug handler polls NCEPLDM200 internal registers to process commands issued by the external debugger through the NCEJDTM200 module. Typical debug commands include accessing processor registers, accessing memories, and executing programs written in the Program Buffer, which is a memory region writable by the external debugger.

Correct operations of the debug subsystem require clocks, resets and I/O interfaces to be connected in a certain way, as well as making sure the DEBUG\_VEC parameter is within a device region (Device Regions). Please see the next subsection for information.

# 23.2 Integration Requirements

For proper operations of the debug subsystem, the following platform-level requirements of reset, clock and I/O signals should be met:

- NCEJDTM200 should be reset by power-on resets, which will not be triggered by other resets in the system.
- NCEPLDM200 should be reset by dmi\_hresetn that is generated by NCEJDTM200.
- ndmreset (non-debug-module reset) should connect to the platform reset generator for triggering platform-wide resets, which shall include core\_reset\_n that drives AndesCore processors. As the name suggests, ndmreset should not reset both NCEJDTM200 and NCEPLDM200. Please also note that the platform reset should not affect the pin-muxing of the external debug interface (JTAG) pins to preserve connectivity to the external debugger throughout resets.
- ndmreset should not cause assertion of power-on resets (pwr\_rst\_n).
- The clock signal (clk) to NCEJDTM200 and NCEPLDM200 should keep running during the assertion of ndmreset. Stopped clocks will impede the deassertion of ndmreset.
- The bus interfaces of NCEJDTM200 and NCEPLDM200 should be in the same clock domain.
- Both tck and tms pins of the JTAG interface should not be floating when the external debugger is not attached:
- tck can be either pulled up to HIGH or pulled down to LOW.
- tms should be pulled up to HIGH.

IPUG528-1.1E 180(403)

# 23.3 Debug Subsystem Configuration Options

Please see Section 5.4 for the description of Debug Subsystem Configuration Options.

#### 23.4 NCEPLDM200

Table 23-1 System Memory Map of NCEPLDM200 summarizes the memory map within the NCEPLDM200 address space as viewed from the system bus interface. Please note that the offset for Program Buffer could be discovered by the external debugger through execution of the AUIPC instruction as the first instruction in Program Buffer, and the starting offset of Abstract Data is defined as hartinfo.DATAADDR. The offsets could be used as offsets of load/store instructions with the zero register as the base register to access this memory space. The zero register is automatically mapped to the base of the NCEPLDM200 for load/store instructions in Debug Mode.

This system bus address space of NCEPLDM200 is defined through the DEBUG\_VEC parameter. It should be within a device region for the proper operation of the Debug ROM and the external debugger support. Please see Device Regions for information on how to setup this address space as device regions.

Table 23-2 DMI Memory Map of NCEPLDM200 summarizes the memory map as viewed from the DMI interface. The address[8:2] value in the table follows the address value assignment of the debug module debug bus registers as described in RISC-V External Debug Support (TD003) V0.13.

Table 23-1 System Memory Map of NCEPLDM200

Address Offset	Description
0x0000 - 0x007F	Debug ROM
0x0080 - 0x00BF	Program Buffer
0x00C0 - 0x00CF	Abstract Data 0-3
0x00D0 - 0x01FF	Reserved for internal use

IPUG528-1.1E 181(403)

Table 23-2 DMI Memory Map of NCEPLDM200

Address	Description
0x04 - 0x07	Abstract Data 0-3
0x10	Debug Module Control
0x11	Debug Module Status
0x12	Hart Info
0x13	Halt Summary
0x14	Hart Array Window Select
0x15	Hart Array Window
0x16	Abstract Control and Status
0x17	Abstract Command
0x18	Abstract Command Autoexec
0x19 - 0x1C	Device Tree Addr 0-3
0x20 - 0x2F	Program Buffer 0-15
0x30	Authentication Data
0x38	System Bus Access Control and Status
0x39 - 0x3B	System Bus Address
0x3C - 0x3F	System Bus Data

# 23.4.1 Abstract Data 0-3 (data0-3)

Basic read/write registers that may be read or changed by abstract commands.

The registers are accessible from both the DMI interface and the system bus interface to support data exchanges between the external debugger and the processor (i.e., instructions in the Program Buffer).

# 23.4.2 Debug Module Control (dmcontrol)

31	30	29	28	27	26	25 16	15 2	1	0	
haltreq	resumereq	0	ackhavereset	0	hasel	hartsel	0	ndmreset	dmactive	

IPUG528-1.1E 182(403)

Bits	Description	ı	Туре	Reset
[0]	Controlling r	eset signal for Debug Module itself.	RW	0x0
	Value	Meaning		
	0	The Debug Module's state takes		
		its reset values.		
	1	The Debug Module functions		
		normally.		
[1]	Controlling r	eset signal from the Debug Module	RW	0x0
	to the rest of	f the system.		
	Value	Meaning		
	0	Deassert system reset signal.		
	1	Assert system reset signal.		
[25:16]	Selecting the	e target hart to be debugged.	RW	0x0
[26]	How harts a	re selected. This field is 0x0 for	RO	0x0
	N25(F) indic	ating that there is only one hart		
	selected thro	ough hartsel.		
[28]	Writing 1 to	this bit clears the havereset bits for	RW	0x0
	any selected	harts. Harts are selected based on		
	the new valu	e of hartsel and hasel being written.		
[30]	Writes the re	sume request bit for all currently	WO	0x0
	selected hart	s. When set to 1, each selected		
	hart will resu	me if it is currently halted. The		
(000:		_		
	OI F			
Polos				
ne[31]a			WO	0x0
		•		
		•		
		•		
	•			
	[0] [1] [25:16] [26] [28] [30]	[0] Controlling r  Value  0  1  [1] Controlling r  to the rest of  Value  0  1  [25:16] Selecting the  [26] How harts a  N25(F) indiceselected three  [28] Writing 1 to any selected the new value  [30] Writes the reselected hart hart will resure request bit is the new value  [31] Writes the has selected hart hart will halt or 0 has no e halted, but the hart is resume requested.	[0] Controlling reset signal for Debug Module itself.  Value Meaning  0 The Debug Module's state takes its reset values.  1 The Debug Module functions normally.  [1] Controlling reset signal from the Debug Module to the rest of the system.  Value Meaning  0 Deassert system reset signal.  1 Assert system reset signal.  1 Assert system reset signal.  [25:16] Selecting the target hart to be debugged.  [26] How harts are selected. This field is 0x0 for N25(F) indicating that there is only one hart selected through hartsel.  [28] Writing 1 to this bit clears the havereset bits for any selected harts. Harts are selected based on the new value of hartsel and hasel being written.  [30] Writes the resume request bit for all currently selected harts. When set to 1, each selected hart will resume if it is currently halted. The resume request bit is ignored while the halt request bit is set. Harts are selected based on the new value of hartsel and hasel being written.	[0] Controlling reset signal for Debug Module itself.    Value

# 23.4.3 Debug Module Status (dmstatus)

9	8	7	6	5	4	3		0
allhalted	anyhalted	authenticated	authbusy	0	devtreevali	id version		
15 14		13	12		11		10	
allnonexistent anynone		stent allunavail	anyunavai	anyunavail		â	nyrunning	
31 23 22 21 20		19	18		17		16	
0 impeb	reak 0	allhavereset	anyhavereset	а	allresumeack	any	resumeack	

IPUG528-1.1E 183(403)

Field Name	Bits	Description	Type	Reset			
Version	[3:0]	Version of t	RO	0x2			
		Debug Sup					
		implemente	d version is 0.13.				
devtreevalid	[4]	Whether the	RO	0x0			
		devtreeadd	r3 registers hold the address of the				
		Device Tree	).				
authbusy	uthbusy [6]				0x0		
		Value	Meaning				
		0	The authentication module is				
			ready to process the next				
			read/write to authdata.				
		1	The authentication module is				
			busy.				
authenticated	[7]		RO	0x1			
		Value	Meaning				
		0	Authentication is required before				
			using the Debug Module.				
		1	Authentication check has passed.				
anyhalted	[8]	Indicating whether any currently selected hart is		RO	0x0		
		halted.					
allhalted	[9]	Indicating w	hether all currently selected harts	RO	0x0		
		are halted.					
anyrunning	[10]	Indicating w	RO	0x0			
		running.					

IPUG528-1.1E 184(403)

Field Name	Bits	Description	Туре	Reset
allrunning	[11]	Indicating whether all currently selected harts	RO	0x0
		are running.		
anyunavail	[12]	Indicating whether any currently selected hart is	RO	0x0
		unavailable.		
allunavail	U [13]C	Indicating whether all currently selected harts		0x0
	Doloo	are unavailable.		
anynonexistent	(Relia	Indicating whether any currently selected hart	RO	0x0
		does not exist in this system.		
allnonexistent	[15]	Indicating whether all currently selected harts do	RO	0x0
		not exist in this system.		
anyresumeack	[16]	Indicating whether any currently selected hart	RO	0x0
		has acknowledged the previous resume request.		
allresumeack	[17]	Indicating whether all currently selected harts	RO	0x0
		have acknowledged the previous resume		
		request.		
anyhavereset	[18]	Indicating whether any currently selected hart	RO	0x0
		has been reset but the reset has not been		
		acknowledged		
allhavereset	[19]	Indicating whether all currently selected harts	RO	0x0
		have been reset but the reset has not been		
		acknowledged		
impebreak	[22]	Indicating whether there is an implicit ebreak	RO	0x1
		instruction at the non-existent word immediately		
		after the Program Buffer.		


# 23.4.4 Hart Info (hartinfo)

31	24	23 20	19	17	16	15	12	11 0	
0		nscratch		0	dataaccess	d	latasize	dataaddr	

IPUG528-1.1E 185(403)


Field Name	Bits	Description	1	Type	Reset
dataaddr	[11:0]	Signed offse	et for accessing the shadowed data	RO	0xC0
	( Kelea	registers by	the processor, to be used as offsets		
		for load/stor	e instructions with the zero register		
		as the base	register in Debug Mode.		
datasize	[15:12]	Number of 3	32-bit words in the memory map	RO	0x4
		dedicated to	shadowing the data registers.		
dataaccess	[16]	The method	for accessing the shadowed data	RO	0x1
		registers. Th	ne value of this field is 0x1 for		
		N25(F), indi	cating that the <i>data</i> registers are		
		shadowed ir	n the memory map under Debug		
		Mode.			
		Value	Meaning		
		0	The data registers are shadowed		
			in the hart by CSR registers.		
		1	The data registers are shadowed		
			in the hart's memory map. Each		
			register takes up 4 bytes in the		
			memory map.		
nscratch	[23:20]	Number of c	dscratch registers available for the	RO	0x2
		debugger to	use during program buffer		
		execution, s	tarting from dscratch0.		

## 23.4.5 Halt Summary (haltsum)



Bit 0 contains the logical OR of 32 halt bits for hart 0 – hart 31.

## 23.4.6 Hart Array Window Select (hawindowsel)



Field Name	Bits	Description	Туре	Reset
hawindowsel	[14:0]	This register selects which of the 32-bit portion	RW	0x0
		of the hart array mask register is accessible in		
		hawindow.		

# 23.4.7 Hart Array Window (hawindow)



IPUG528-1.1E 186(403)

Field Name	Bits	Description	Туре	Reset
hawindow	[31:0]	This register provides R/W access to a 32-bit	RW	0x0
		portion of the hart array mask register The		
		position of the window is determined by		
		hawindowsel. I.e. bit 0 refers to hart		
		(hawindowsel * 32), while bit 31 refers to hart		
		(hawindowsel * 32 + 31).		

# 23.4.8 Abstract Control and Status (abstractcs)

31	29	28 24	23 13	12	11	10 8	7 5	4 0	
(	0	progbufsize	0	busy	0	cmderr	0	datacount	

Field Name	Bits Description	Type	Reset
datacount	[4:0] Number of data registers that are implemented.	RO	0x4
cmderr	[10:8] Error code indicating that an abstract command fails. The bits in this field remain set until they	R/W1C	0x0

fails. The bits in this field remain set until they are cleared by writing 1 to them. No abstract command is started until the value is reset to 0.

Value	Meaning
0	None: no error
1	Busy: an abstract command was
	executing while command,
	abstractcs, abstractauto was
	written, or when one of the data
	or progbuf registers was read or
	written
2	Not supported: the requested
	command is not supported.
3	Exception: an exception occurred
	while executing the command.
4	Halt/resume: an abstract
	command couldn't execute
	because the hart wasn't in the
	expected state (running/halted).

busy	[12]	Flag indicating an abstract command is currently	RO	0x0
		being executed.		
progbufsize	[28:24]	Size of the program buffer, in 32-bit words.	RO	0x8

## 23.4.9 Abstract Command

31 24	23 0	
cmdtype	control	ı

IPUG528-1.1E 187(403)

Field Name	Bits	Description	Туре	Reset
control [23:0]		The field is interpreted in a command-specific	WO	0x0
		manner.		
cmdtype	[31:24]	Controlling the overall functionality of this	WO	0x0
	(0.66)	abstract command.		

The Abstract Data registers hold the command arguments or returned values, as shown in Table23-1

Table 23-3 Use of Data Registers in PLDM

Argument Width	arg0/return value	arg1	arg2
32	data0	data1	data2
64	data0, data1	data2, data3	data4, data5

#### **Access Register**

31	24	23	22 20	19	18	17	16	15 0
	cmdtype (0)	0	size	0	postexec	transfer	write	regno


This command gives the debugger access to CPU registers and allows CPU to execute the program buffer.

IPUG528-1.1E 188(403)

Field Name	Bits	Description	ı	Type	Reset
regno	[15:0]	Number of t	he register to access.	WO	0x0
write	[16]	The directio	The direction of data transfer.		0x0
		Value	Meaning		
		0	Copy data from the specified register into arg0 portion of the Abstract Data registers.		
		1	Copy data from arg0 portion of Abstract Data registers into the specified register.		

Field Name	Bits	Description	1	Type	Reset
transfer	[17]	Indicating w	hether to perform data transfer.	WO	0x0
		Value	Meaning		
		0	Don't do the operation specified by write.		
	Offici Releas	al i se l	Do the operation specified by write.		
postexec	[18]	Indicating w	hether to execute the program in the	WO	0x0
		Program But	ffer.		
		If this field is	set, execute the program in the		
		Program But	ffer exactly once after performing the		
		transfer, if ar	ny.		
size	[22:20]			WO	0x0
		Value	Meaning		
		2	Access the lowest 32 bits of the register		
		3	Access the lowest 64 bits of the register.		

#### **Quick Access**



Perform the following sequence of operations:

- If the hart is halted already, the command sets cmderr to halt/resume and does not continue.
- Halt the hart. If the hart halts for some other reason (e.g., breakpoint), the command sets cmderr to halt/resume and does not continue.
- Execute the Program Buffer. If an exception occurs, cmderr is set to exception and the program buffer execution ends, but the quick access command continues.

IPUG528-1.1E 189(403)

#### Resume the hart.

#### **Access Memory**

31 24	23	22 20	19	18 17	16	15 0
cmdtype (2)	aamvirtual	aamsize	aampostincrement	0	write	0

This command lets the debugger perform memory accesses with the memory view of the selected hart.

Field Name	Repusa	Description	1	Type	Reset
write	[16]	The directio	n of data transfer.	WO	0x0
		Value	Meaning		
		0	Copy data from the memory		
			location into arg0 portion of the		
			Abstract Data registers.		
		1	Copy data from arg0 portion of		
			Abstract Data registers into the		
			memory location.		
aampostincrement	[19]	Increment a	erg1 by the number of bytes encoded	WO	0x0
		in aamsiz	e after a memory access has		
		completed.			
aamsize	[22:20]	Size of men	nory accesses.	WO	0x0
		Value	Meaning		
		0	Access the lowest 8 bits of the		
			memory location.		
		1	Access the lowest 16 bits of the		
			memory location.		
		2	Access the lowest 32 bits of the		
			memory location.		
		3	Access the lowest 64 bits of the		
			memory location.		
aamvirtual	[23]	Virtual or ph	nysical address access	WO	0x0
		Value	Meaning		
		0	Addresses are physical		
		1	No action		

# 23.4.10 Abstract Command Autoexec (abstractauto)

31	24 23	16	15	12	11	4	3 0	1
0	autoexecprogbuf			0		0	autoexecdata	]

IPUG528-1.1E 190(403)

Field Name	Bits	Description	Type	Reset
autoexecdata	Relea	When a bit in this field is 1, read or write accesses to the corresponding data word cause the command in command to be executed again.	RW	0x0
autoexecprogbuf	[23:16]	When a bit in this field is 1, read or write accesses to the corresponding progbuf word cause the command in command to be executed again.	RW	0x0

#### 23.4.11 Device Tree Addr 0-3 (devtreeaddr0-3)

The devicetreeaddr registers are hard-wired to zeros in NCEPLDM200.

#### 23.4.12 Program Buffer 0-15 (progbuf0-15)

The progbuf registers provide read/write access to the program buffer. NCEPLDM200 supports programbuffer 0–7 only. Program buffer 8–15 are hard-wired to 32'h00100073 (the EBREAK instruction).


These registers are read/write accessible from both the DMI interface and the system bus, in addition to being a valid region for instruction fetches. They hold small programs written by the external debugger and these small programs will be fetched and executed by the processor upon execution of the abstract commands which require execution of the program buffer.

Programs in progbuf must end with EBREAK or C.EBREAK instructions if the program size is less than 8 words (32 bytes).

## 23.4.13 Authentication Data (authdata)

The authdata register is hard-wired to zeros in NCEPLDM200.

## 23.4.14 System Bus Access Control and Status (sbcs)



The *sbcs* register holds the control bits and status flags of System Bus Accesses. It is only valid when the SYSTEM\_BUS\_ACCESS\_SUPPORT parameter of NCEPLDM200 is set. It is otherwise hardwired to zero.

IPUG528-1.1E 191(403)

Field Name	Bits	Description	Type	Reset
sbaccess8	[0]	This bit indicates the supported status of	RO	0x1
		8-bit system bus data accesses.		
sbaccess16	[1]	This bit indicates the supported status of	RO	0x1
		16-bit system bus data accesses.		
sbaccess32	[2]	This bit indicates the supported status of	RO	0x1
		32-bit system bus data accesses.		
sbaccess64	[3]	This bit indicates the supported status of	RO	Configuration
		64-bit system bus data accesses. This bit is		Dependent
		1 if SYS_DATA_WIDTH == 64.		
sbaccess128	[4]	This bit indicates the supported status of	RO	0x0
		128-bit system bus data accesses.		
sbasize	[11:5]	Address width of System bus addresses in	RO	Configuration
		bits. This field is 0 if there is no bus access		Dependent
		support. Otherwise, it is the value of the		
		SYS_ADDR_WIDTH parameter of		
		NCEPLDM200.		

IPUG528-1.1E 192(403)

Field Name	Bits	Description	n	Type	Reset
sberror	[14:12]	Error code	indicating the failure type of the	R/W 1C	0x0
		system bus	accesses. Write 1 to clear the		
		status.		,	
		Value	Meaning		
		gia 📗	No bus error		
	Polo	262	Timeout error		
	Livere	d22)	Bad address		
		3	Alignment error		
		4	Unsupported size was		
			requested		
		7	Others		
sbreadondata	[15]	Every read	from sbdata0 automatically	RW	0x0
	[]	-	system bus read at the (possibly		
			nented) address.		
sbautoincrement	[16]	sbaddress is incremented by the size		RW	0x0
		specified in	sbaccess_ after every system		
		bus access	š.		
sbaccess	[19:17]	Access siz	9.	RW	0x2
		Value	Meaning		
		0	8-bit		
		1	16-bit		
		2	32-bit		
		3	64-bit		
		4	128-bit		
sbreadonaddr	[20]	Every write	to sbaddress0 automatically	RW	0x0
		triggers a s	system bus read at the new		
		address.			
sbbusy	[21]	Indicate the	system bus master is busy.	RO	0x0
sbbusyerror	[22]	Indicate the	e debugger attempts to execute	R/W1C	0x0
		system bus	access before sbbusy is cleared.		
sbversion	[31:29]	The version	n of the supported System Bus	RO	0x1
		Access ver	sion. It is currently 1 for v0.13 of		
		the RISC-V	External Debug Support		
		specification	n.		

#### Note!

The support of sbaccess8 – sbaccess128 is set when the SYS\_ADDR\_WIDTH parameter in NCEPLDM200 covers the relative access size.

IPUG528-1.1E 193(403)

#### 23.4.15 System Bus Address (sbaddress0-2)

The shaddress registers are only valid when the SYSTEM\_BUS\_ACCESS\_SUPPORT parameter of NCEPLDM200 is set. They are otherwise hardwired to zeros.

Table 23-4 System Bus Addr	ress Kegister
----------------------------	---------------

Address register	Description
sbaddress0	bit[31:0] of the address in sbaddress
sbaddress1	bit[63:32] of the address in sbaddress
sbaddress2	bit[95:64] of the address in sbaddress
sbaddress3	bit[127:96] of the address in sbaddress

## 23.4.16 System Bus Data (sbdata0-3)

The *sbdata* register is supported as below when SYSTEM\_BUS\_ACCESS\_SUPPORT parameter of NCEPLDM200 is set. Otherwise it is hardwired to zeros.

Table 23-5 System Bus Data Register

Address register	Description
sbdata0	bit [31:0] of the address in sbdata
sbdata1	bit [63:32] of the address in sbdata
sbdata2	bit [95:64] of the address in sbdata
sbdata3	bit [127:96] of the address in sbdata

## 23.4.17 Interface Signals

The interface ports of the NCEPLDM200 are described in this section. All signals are Active-High unless otherwise indicated.

The interface ports consist of four groups of interfaces: a DMI interface, a bus slave interface, a system bus master interface and the rest of signals (the General Signals interface).

The DMI interface is a dedicated bus interface for communicating with debug transport modules (NCEJDTM200).

The bus slave interface is the bus interface for the target processor and the Debug Module to exchange data.

The system bus master interface is an optional interface for supporting the direct System Bus Access feature of the RISC-V External Debug Specification. This feature is not enabled by default and it can be turned on through the SYSTEM\_BUS\_ACCESS\_ SUPPORT parameter of NCEPLDM200. The interface signals, however, are always present on the

IPUG528-1.1E 194(403)

module port list regardless of configuration. They should be left floating and ignored when not enabled.

NCEPLDM200 offers AHB interfaces for the bus slave interface and the system bus interface. The interfaces are selected by the RV\_BUS\_TYPE and SYS\_BUS\_ TYPE parameters. The interface signals to both interfaces are simultaneously present on its module port list and only the selected one will be used. The other group of signals will be unused and left floating. The values of RV\_BUS\_TYPE and SYS\_BUS\_TYPE parameters should match that of the BIU\_BUS type of AE250. Note that the bus protocol of the DMI interface is not configurable and unconditionally the AHB interface.

The rest of signals include the clock and reset signals, processor status and debug-interrupt signals. NCEPLDM200 support multi-hart (multi-target) debugging. The number of hart supported is controlled by its NHART parameter, and the width of all hart specific signals are NHART-wide, one bit per hart.

The tables below describes the interface signals of NCEPLDM200 and the clock to NCEPLDM200 should be synchronous to that of AE250. Note that the slave bus interface signals and the system bus master signals are listed in the same tables, grouped according to their bus interface types.

Please see also Integration Requirements for integration requirements of NCEPLDM200.

IPUG528-1.1E 195(403)

Table 23-6 General Signals of NCEPLDM200

Signal Name	Direction	Description
clk	input	Clock input. This clock should also drive the DMI
		interface of NCEJDTM200. Furthermore, this clock
	\	should not be stopped during ndmreset. See
Official		Section 21.2 for integration requirements.
reset_n Release	input	Reset (Active-Low). The reset signal should be
(Release	)	driven by NCEJDTM200. It should not be active
		when ndmreset is asserted. See Section 21.2 for
		integration requirements.
hart_halted[NHART-1:0]	input	Hart halted, one bit per hart. Each bit will be 1 if the
		corresponding hart is halted (in the debug mode).
hart_unavail[NHART-1:0]	input	Hart unavailable, one bit per hart. Each bit will be 1
		if the corresponding hart is not available for
		accesses by the external debugger. The hart could
		be in the reset or some kind of power-gating state.
hart_under_reset[NHART-1:0]	input	Hart under reset, one bit per hart. Each bit will be 1
		if the corresponding hart is under reset.
debug_int[NHART-1:0]	output	Debug interrupt, one bit per hart. Each bit will be 1
		if the external debugger makes a debug request to
		the corresponding hart. Each hart should respond
		to the request by entering the debug mode.
dmactive	output	Debug module active. This signal reflects the value
		of dmcontrol.DMACTIVE.
ndmreset	output	Non-debug module reset. This signal should be
		routed to the platform reset controller, so that the
		external debugger could trigger system reset for the
		platform. See Section 21.2 for integration
		requirements.

Table 23-7 DMI Interface Signals of NCEPLDM200

dmi_hrdata[31:0]	output	DMI read data bus
dmi_hreadyout	output	DMI transfer done of NCEPLDM200
dmi_hresp[1:0]	output	DMI transfer response
dmi_hsel	input	DMI selection
dmi_htrans[1:0]	input	DMI transfer type
dmi_haddr[9:0]	input	DMI address bus
dmi_hburst[2:0]	input	DMI burst type
dmi_hprot[3:0]	input	DMI protection control
dmi_hsize[2:0]	TICIAI input	DMI transfer size
dmi_hready	oloaco input	DMI transfer done
dmi_hwrite	input	DMI transfer direction
dmi_hwdata[31:0]	input	DMI write data bus

IPUG528-1.1E 196(403)

Signal Name	Direction	Description
rv_hrdata[BIU_DATA_WIDTH-1:0]	output	Processor read data bus
rv_hreadyout	output	Processor transfer done of NCEPLDM200
rv_hresp[1:0]	output	Processor transfer response
rv_haddr[31:0]	input	Processor address bus
rv_hburst[2:0]	input	Processor burst type
rv_hprot[3:0]	input	Processor protection control
rv_hsize[2:0]	input	Processor transfer size
rv_htrans[1:0]	input	Processor transfer type
rv_hwdata[BIU_DATA_WIDTH-1:0]	input	Processor write data bus
rv_hwrite	input	Processor transfer direction
rv_hsel	input	Processor selection
rv_hready	input	Processor transfer done
sys_hrdata[BIU_DATA_WIDTH-1:0]	input	System bus read data bus
sys_hready	input	System bus transfer done
sys_hgrant	input	System bus bus grant
sys_hresp[1:0]	input	System bus transfer response
sys_haddr[31:0]	output	System bus address bus
sys_hburst[2:0]	output	System bus burst type
sys_hprot[3:0]	output	System bus protection control

## 23.4.18 Non-polling access to Debug Module

Under halt mode, a core keeps executing commands from NCEPLDM200. Non-polling mechanism reduces unnecessary polling access from a core to NCEPLDM200. The core enters wait-state and waits until there are new commands available in NCEPLDM200. NCEPLDM200 informs the target core to leave wait-state via debugint when there is any new command requested from debugger.

The NCEPLDM200 with non-polling access mechanism works well with the legacy cores without implementing wait-state. The core without wait-state could still poll for the availability of next abstract command.

## 23.5 NCEJDTM200

NCEJDTM200 implements JTAG debug transport module (DTM), as defined by the spec: RISC-V

External Debug Support (TD003) V0.13. It implements a IEEE 1149.1 style test access port controller (TAP). The supported commands are summarized in Table 23-6 TAP Instruction NCEJDTM200.

IPUG528-1.1E 197(403)

**Table 23-6 TAP Instruction NCEJDTM200** 

Encoding a Se	Instruction
b11111	BYPASS
b00001	IDCODE
b10000	dtmcs
b10001	dmi

## 23.5.1 Interface Signal

Table 23-11 NCEJDTM100 Interface Signals

Signal Name	Direction	Description
pwr_rst_n	Input	Power on reset for ncejdtm200
TCK	Input	JTAG TCK clock
TMS	Input	JTAG TMS signal
TDI	Input	JTAG TDI signal
TDO	Output	JTAG TDO signal
dmi_hresetn	Output	The reset signal for NCEPLDM200
dmi_hsel	Output	DMI selection
dmi_haddr	Output	DMI address bus
dmi_htrans	Output	DMI transfer type
dmi_hsize	Output	DMI transfer size
dmi_hburst	Output	DMI burst type
dmi_hprot	Output	DMI protection control
dmi_hwrite	Output	DMI transfer direction
dmi_hwdata	Output	DMI write data bus
dmi_hrdata	Input	DMI read data bus
dmi_hresp	Input	DMI transfer response
dmi_hready	Output	DMI transfer done of NCEJDTM200
dmi_hreadyout	Input	DMI transfer done

#### **23.5.2 BYPASS**

When TAP instruction is BYPASS, a single-bit register is connected to tdi and tdo. In Capture-DR state, the register is loaded by 0. In Shift-DR state, data is transfered from tdi to tdo through the single-bit register.

#### **23.5.3 IDCODE**

This register contains device identification code: 0x1000563D.

	27 12	11 1	0	
Version	PartNumber	Manufld	1	

IPUG528-1.1E 198(403)

Field Name	Bits	Description	Type	Reset
Manufld	[11:1]	Identifies the designer/manufacturer of this part.	RO	0x31E
PartNumber	[27:12]	Identifies the designer's part number of this part.	RO	0x0005
Version	[31:28]	Identifies the release version of this part.	RO	0x1

# 23.5.4 DTM Control and Status (dtmcs)

1		18	17		16	15	14 12	11 10	9	4 3	3	0
	0		dmihard	reset d	mireset	0	idle	dmistat	abits		Version	
		Field	Name	Bits	Description	on			Тур	e	Reset	-
		Versio	n	[3:0]	141-1-		emented [	OTM. 0x1 indica			0x1	-
				Relea	that the cu	irrent im	plementati	on conforms to				
					RISC-V E	xternal E	ebug Sup	port (TD003) V	0.13.			
		abits		[9:4]	Bit width o	f DMI ac	ddress is 7		RC	)	0x7	-
		dmista	at	[11:10]	State of D	MI			RC	)	0x0	-
					Value	Mea	ning					
					0	No e	rror					
					1	Res	erved					
					2	An o	peration fa	ailed (resulted in	n op			
						of 2)						
					3		•	as attempted v	<b>I</b>			
								was still in prog	ress			
						(resi	ulted in op	of 3)				
		idle		[14:12]	This is a h	int to the	debugger	r of the minimu	m RC	)	0x7	-
					number of	cycles a	a debugger	should spend	in			
					RunTest/lo	de after	every DMI	scan to avoid a	a			
					busy retur			•				_
		dmire	set	[16]				sticky error sta		1	0	
							•	or complete the	)			
		al and the se	andra a a b	[47]	previous to				DTM W	_		-
		amina	ardreset	[17]				rd reset of the I	-	ı	0	
							•	out any outstar , this should on	•			
								s reason to exp	-			
								saction will nev				
							-	tion causes an				
								canceled).				
												-

# 23.5.5 Debug Module Interface Access (dmi)

This register allows accesses to the Debug Module Interface (DMI).



IPUG528-1.1E 199(403)

Field Name	Bits	Description	1	Type	Reset
op	(Lelia)a	Write opera	tion:	RW	2
		Value	Meaning		
		0	Ignore data and address. (nop)		
		1	Read from address. (read)		
		2	Write data to address. (write)		
		3	Reserved		
		Read opera	tion:		
		Value	Meaning		
		0	The previous operation completed		
			successfully.		
		1	Reserved		
		2	A previous operation failed.		
		3	An operation was attempted while		
			a DMI request is still in progress.		
			The data scanned into dmi in this		
			access will be ignored.		
data	[33:2]	The data to	send to the DM over the DMI during	RW	0
		Update-DR,	and the data returned from the DM		
		as a result o	of the previous operation.		
addr	[40:34]	Address use	ed for DMI access. In Update-DR this	RW	0
		value is use	d to access the DM over the DMI.		

IPUG528-1.1E 200(403)

24 ATCWDT200 24.1 Introduction

# **24** ATCWDT200

#### 24.1 Introduction

The ATCWDT200 watchdog timer prevents a system from lock-up when the program execution goes astray.

#### 24.1.1 Features

- Supports AMBA 2.0 APB bus
- Provides combinations of interrupt and reset when the watchdog timer expires
- Provides a write protection mechanism for the Control/Restart Registers
- Programmable source of timer clock
- Configurable magic numbers for write protection of registers and restart of the timer
- Watchdog timer could be externally paused

## 24.1.2 Block Diagram

Figure 24-1 ATCWDT200 Block Diagram shows the block diagram of the ATCWDT200 watchdog timer.

IPUG528-1.1E 201(403)

24 ATCWDT200 24.1 Introduction


APB Bus 
Register | WDT | wdt\_rst | pclk | pclk | extclk | synchronization | readily | readily | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_pause | wdt\_p

Figure 24-1 ATCWDT200 Block Diagram

## 24.1.3 Function Description

The ATCWDT200 watchdog timer provides a two-stage mechanism to prevent a system from lock-up. The first stage is called "interrupt stage". If the watchdog interrupt is enabled and the watchdog timer is not restarted during the interrupt stage, the interrupt signal, wdt\_int, will be asserted. The second stage, reset stage, begins right after the interrupt stage. If the watchdog reset is enabled and the watchdog timer is not restarted during the reset stage, the reset signal, wdt\_rst, will be asserted.

Figure 24-2 Stages of the Watchdog Timer



IPUG528-1.1E 202(403)

24 ATCWDT200 24.2 Signal Description

# 24.2 Signal Description

The input/output (I/O) signals of the ATCWDT200 watchdog timer are shown in Table 24-1 Signal Description of ATCWDT200.

**Table 24-1 Signal Description of ATCWDT200** 

Name	I/O Type	Description
System signals		
extclk	I	External clock for the timer clock
		The watchdog timer is a single clock domain design clocked by PCLK and
		the EXTCLK signal does not drive any sequential logics. Instead, the signal $$
		is used as a data signal whose rising edge increases the counter of the
		watchdog timer. As a result, the frequency of EXTCLK must be at least $\boldsymbol{3}$
		times slower than that of PCLK.
wdt_rst	0	Watchdog system reset
		Active high
wdt_int	0	Watchdog interrupt
		Active high
wdt_pause	I	Watchdog pause
		This signal causes the watchdog timer to pause and delays the triggering of
		the watchdog interrupt.
AMBA APB sign	ıals	
pclk	I	AMBA APB clock
presetn	I	AMBA APB reset signal; active low
psel	I	APB Slave select signal from the APB decoder
penable	I	AMBA APB enable signal
pwrite	I	AMBA APB transfer direction signal
		This signal indicates a write access when driven as HIGH and a read access
		when driven as LOW
paddr[4:2]	I	AMBA APB address bus
ordata[31:0]	0	AMBA APB read data bus
owdata[31:0]	I	AMBA APB write data bus

IPUG528-1.1E 203(403)

# 24.3 Programming Model

The following sections describe ATCWDT200 registers in detail.

#### 24.3.1 Summary of Registers

Table 24-2 Summary of registers shows the summary of ATCWDT200 programming registers.

**Table 24-2 Summary of registers** 

Offset	Name	Description		
+0x00	IdRev	ID and Revision Register		
+0x04~ 0x0C	-	Reserved		
+0x10	Ctrl	Control Register		
+0x14	Restart	Restart Register		
+0x18	WrEn	Write Enable Register		
+ox1C	St	Status Register.		

## 24.3.2 Register Description

The following sections describe ATCWDT200 registers in detail. The abbreviations for the Type column are summarized below.

RO: read only

WO: write only

R/W1C: readable and write 1 to clear

WP: write protected

R/WP: readable and write protected

DC: don't care

#### 24.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

IPUG528-1.1E 204(403)

Table 24-3 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:12	RO	ID number for ATCWDT200	0x03002
RevMajor	11:4	RO	Major revision number	Revision
				dependent
RevMinor	3:0	RO	Minor revision number	Revision
				dependent

## 24.3.4 Control Register (0x10)

The Control Register is write-protected to protect against accidental overwrites. The Write Enable Register (Section 0) must be written before writing this register.

**Table 24-4 Control Register** 

Name	Bit	Type	Description	Reset
-	31:11	-	Reserved	-
RstTime	10:8	R/WP	The time interval of the reset stage:	oxo
			o: Clock period × 27	
			1: Clock period × 2 <sup>8</sup>	
			2: Clock period × 29	
			3: Clock period × 210	
			4: Clock period × 2 <sup>11</sup>	
			5: Clock period × 2 <sup>12</sup>	
			6: Clock period × 2 <sup>13</sup>	
			7: Clock period × 2 <sup>14</sup>	
IntTime	7:4	R/WP	The timer interval of the interrupt stage:	oxo
			o: Clock period × 2 <sup>6</sup>	
			1: Clock period × 2 <sup>8</sup>	
			2: Clock period × 210	
			3: Clock period × 2 <sup>11</sup>	
			4: Clock period × 212	
			5: Clock period × 2 <sup>13</sup>	
			6: Clock period × 2 <sup>14</sup>	
			7: Clock period × 215	
			The following options are only valid when	
			`ATCWDT200_32BIT_TIMER is defined:	
			8: Clock period × 2 <sup>17</sup>	
			9: Clock period × 2 <sup>19</sup>	

IPUG528-1.1E 205(403)

Bit	Type	Description	Reset
		10: Clock period × 2 <sup>21</sup>	
		11: Clock period × 2 <sup>23</sup>	
		12: Clock period × 2 <sup>25</sup>	
	Offic	G <sub>3</sub> : Clock period × 2 <sup>27</sup>	
( F	Relea	34: Clock period × 2 <sup>29</sup>	
		15: Clock period × 231	
3	R/WP	Enable or disable the watchdog reset	oxo
		o: Disable	
		1: Enable	
2	R/WP	Enable or disable the watchdog interrupt	oxo
		o: Disable	
		1: Enable	
1	R/WP	Clock source of timer:	ОхО
		o: EXTCLK	
		1: PCLK	
0	R/WP	Enable or disable the watchdog timer	oxo
		o: Disable	
		1: Enable	
	2	Offic Relea	10: Clock period × 2 <sup>21</sup> 11: Clock period × 2 <sup>23</sup> 12: Clock period × 2 <sup>25</sup> Relea 14: Clock period × 2 <sup>27</sup> Relea 14: Clock period × 2 <sup>29</sup> 15: Clock period × 2 <sup>31</sup> 3 R/WP Enable or disable the watchdog reset  0: Disable  1: Enable  2 R/WP Enable or disable the watchdog interrupt  0: Disable  1: Enable  1 R/WP Clock source of timer:  0: EXTCLK  1: PCLK  0 R/WP Enable or disable the watchdog timer  0: Disable

## 24.3.5 Restart Register (0x14)

The Restart Register is write-protected to protect against accidental overwrites. The Write

Enable Register (Section 0) must be written before writing this register.

When the Restart Register is written with the preconfigured value

ATCWDT200\_RESTART\_NUM, it restarts the interrupt timer and cancels the system reset timer. When the value is not ATCWDT200\_RESTART\_NUM, the controller just ignores the write.

IPUG528-1.1E 206(403)

Name	Bit	Туре	Description	Reset
-	31:16	-	Reserved	-
Restart	15:0	WP	Write the magic number	DC
			ATCWDT200_RESTART_NUM to restart the	
			watchdog timer.	

#### 24.3.6 Write Enable Register (0x18)

The Control Register and Restart Register should be programmed through a two-step write scheme. The Write Enable Register should be programmed with a magic number (ATCWDT200\_WP\_NUM) to disable the write protection before either of the two registers could be updated.

The register write-protection is enabled again upon the subsequent write to any of the watchdog registers is received.

**Table 24-6 Write Enable Register** 

Name	Bit	Туре	Description	Reset
-	31:16	-	Reserved	-
WEn	15:0	WO	Write the magic number	DC
			ATCWDT200_WP_NUM to disable the write	
			protection of the Control Register and the	
			Restart Register.	

## 24.3.7 Status Register (0x1C)

Table 24-7 Status Register (0x1C)

Name	Bit TypeC Description	Reset
-	31:1 Re ea Reserved	-
IntExpired	o R/W1C The status of the watchdog interrupt timer	oxo
	o: timer is not expired yet	
	1: timer is expired	

# 24.4 Hardware Configuration Options

## 24.4.1 Magic Number for Write Protection

IPUG528-1.1E 207(403)

ATCWDT200\_WP\_NUM should be a 16-bit number. The value is the magic number for disabling the write protection. The following example defines the magic number to 0x5aa5:

define ATCWDT200\_WP\_NUM 16'h5aa5

#### 24.4.2 Magic Number for Restarting the Watchdog Timer

ATCWDT200\_RESTART\_NUM should be a 16-bit number. The value is the magic number for restarting the watchdog timer. The following example defines the magic number to 0xcafe:

`define ATCWDT200\_RESTART\_NUM 16'hcafe

#### 24.4.3 Duration of Watchdog Interrupt Timer Interval

The default watchdog interrupt timer is a 16-bit counter. The maximum watchdog timer duration would therefore be 215 cycles of either PCLK or EXTCLK periods. Given a 1MHz clock, that will be 32.768ms. It is expected that the use of a slower EXTCLK (e.g., from a 32768Hz Oscillator) may achieve longer intervals (one second). If the available frequency of PCLK/EXTCLK is too high or the desired interval duration needs to be much longer, 32-bit counter may be needed by defining the ATCWDT200\_32BIT\_TIMER macro:

`define ATCWDT200\_32BIT\_TIMER

## 24.5 Programming Sequence

#### 24.5.1 Setup and Enable the Watchdog Timer:

- 13. Write the magic number ATCWDT200\_WP\_NUM to the Write Enable Register.
- 14. Write the Control Register: Select the clock source of timer, set the intervals of interrupt and reset, and enable the watchdog interrupt (IntEn=1), the watchdog reset (RstEn=1), and the watchdog time (En=1).

#### 24.5.2 Restart the Watchdog Timer

Once the watchdog timer is enabled, it must be restarted by software to avoid the watchdog interrupt/reset. The restart procedure is as follows.

15. Write the magic number ATCWDT200\_WP\_NUM to the Write Enable Register.

IPUG528-1.1E 208(403)

16. Write "ATCWDT200\_RESTART\_NUM" to the Restart Register.

# 24.5.3 Disable the Watchdog Timer

- 17. Write the magic number ATCWDT200\_WP\_NUM to the Write Enable Register.
- 18. Write the Control Register: Disable the watchdog timer (En=0).

IPUG528-1.1E 209(403)

25 ATCRTC100 25.1 Introduction

# 25 ATCRTC100

#### 25.1 Introduction

#### 25.1.1 Description

The ATCRTC100 is a low-power real-time clock (RTC) which keeps track of current time information and provides periodic and alarm interrupts.

#### **25.1.2 Features**

- AMBA 2.0 APB interface for register accesses
- Configurable counter size
- Periodic interrupts: half-second, second, minute, hour and day
- Programmable alarm interrupt
- Hardware digital trimming to compensate for inaccuracies of the external clock source

#### 25.1.3 Block Diagram

Figure 25-1 ATCRTC100 Block Diagram shows the block diagram of ATCRTC100:

IPUG528-1.1E 210(403)

25 ATCRTC100 25.2 Signal Description




Figure 25-1 ATCRTC100 Block Diagram

# 25.2 Signal Description

Table 25-1 Signal Description of ATCRTC100 describes the input/output (I/O) signals of ATCRTC100.

IPUG528-1.1E 211(403)

Table 25-1 Signal Description of ATCRTC100

Name	I/O Type	Description
APB Bus Interface		
pelk	I	AMBA APB clock
presetn	I	AMBA APB reset signal (Active-Low)
psel	I	AMBA APB slave select signal from the APB decoder
penable	I	AMBA APB enable signal
pwrite	I	AMBA APB transfer direction signal.
		This signal indicates a write access when driven as HIGH and a read
		access when driven as LOW.
paddr[4:2]	I	AMBA APB address bus
prdata[31:0]	0	AMBA APB read data bus
pwdata[31:0]	I	AMBA APB write data bus
RTC Signals		
rtc_clk	I	RTC clock source, 32.768 kHz
rtc_rstn	I	RTC reset (Active-Low)
rtc_int_hsec	0	Half-second interrupt signal
rtc_int_sec	0	Second interrupt signal
rtc_int_min	0	Minute interrupt signal
rtc_int_hour	0	Hour interrupt signal
rtc_int_day	0	Day interrupt signal
rtc_int_alarm	0	Alarm interrupt signal
alarm_wakeup	0	Alarm wakeup signal
Frequency Test Sig	nals	
freq_test_out	0	512Hz frequency test output signal
freq_test_en	0	Frequency test output enable signal, to be connected to the output
	Official	enable port of the output pad for the frequency test pin.

# 25.3 Programming Model

# 25.3.1 Summary of Registers

IPUG528-1.1E 212(403)

**Table 25-2 Summary of Registers** 

Offset	Name	Description
+0x00	IdRev	ID and Revision Register
+0x04~ 0x0C	- -	Reserved
+0x10	Cntr	Counter Register
+0x14	Alarm	Alarm Register
+0x18	Ctrl	Control Register
+ox1C	St	Status Register
+0x20	Trim	Digital Trimming Register

## 25.3.2 Register Description

The following sections describe ATCRTC100 registers in detail. The abbreviations for the Type column are summarized below.

RO: Read only

WO: Write only

R/W: Readable and writable

W1C: Write 1 to clear

## 25.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

Table 25-3 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:8	RO	ID number for ATCRTC100	0x030110
Major	7:4 Of	RO	Major revision number	Revision dependent
Minor	3:0	RO	Minor revision number	Revision dependent

#### 25.3.4 Counter Register (0x10)

The Counter Register records the current time.

IPUG528-1.1E 213(403)

**Table 25-4 Counter Register** 

Name	Bit	Туре	Description	Reset
Day	(N+17):17	R/W	Day passed after RTC enabled;	охо
			$N = (ATCRTC_{100}DAY_BITS - 1)$ , see Section	
			4.1 for more information	
Hour	16:12	R/W	Hour field of current time; range: 0 ~ 23	oxo
Min	11:6	R/W	Minute field of current time; range: 0 $\sim$ 59	охо
Sec	5:0	R/W	Second field of current time; range: 0 $\sim$ 59	oxo

#### Note!

If the counters are set to out-of-range values, their behaviors are undefined.

## 25.3.5 Alarm Register (0x14)

The alarm interrupt and/or the alarm wakeup signal are triggered when the value of Counter Register matches the value of Alarm Register.

Control Register fields "Alarm\_Int" and "Alarm\_Wakeup" control the alarm interrupt and alarm wakeup signal.

**Table 25-5 Alarm Register** 

Name	Bit	Туре	Description	Reset
Hour	16:12	R/W	Hour field of alarm setting; range: 0 $\sim$ 23	OxO
Min	11:6	R/W	Minute field of alarm setting; range: 0 $\sim 59$	OxO
Sec	5:0	R/W	Second field of alarm setting; range: 0 $\sim 59$	0x0

#### 25.3.6 Control Register (0x18)

The Control Register controls the RTC enable and interrupts.

IPUG528-1.1E 214(403)

**Table 25-6 Control Register** 

Name	Bit	Туре	Description	Reset
Freq_Test_En	8 KEI	R/W	Enable the 512 Hz frequency test output	oxo
Hsec <sup>1</sup>	7	R/W	Enable half-second interrupt; half-second	oxo
			interrupt is generated when half a second	
			passed	
Sec	6	R/W	Enable "second" interrupt; "second" interrupt is	oxo
			generated when one second passed	
Min	5	R/W	Enable minute interrupt; minute interrupt is	охо
			generated when the seconds of RTC time	
			changes from 59 to 0	
Hour	4	R/W	Enable hour interrupt; hour interrupt is	oxo
			generated when the minutes of RTC time	
			changes from 59 to 0	
Day	3	R/W	Enable day interrupt; day interrupt is generated	oxo
			when the hours of RTC time changes from 23 to $$	
			0	
Alarm_Int	2	R/W	Enable alarm interrupt	oxo
Alarm_Wakeup	1	R/W	Enable alarm wakeup signal	oxo
RTC_En	0	R/W	Enable RTC	0x0

#### Note!

1 Exists only if ATCRTC100\_HALF\_SECOND\_SUPPORT is defined.

# 25.3.7 Status Register (0x1C)

The Status Register records the interrupt status and synchronization status of RTC register updates.

IPUG528-1.1E 215(403)

**Table 25-7 Interrupt Status Register** 

Name	Bit	elease	Description	Reset
WriteDone	16	RO	This bit indicates the synchronization progress	1
			of RTC register updates. This bit becomes zero	
			when any of RTC control registers (the Counter, $% \left( \frac{1}{2}\right) =\frac{1}{2}\left( \frac{1}{2}\right) =\frac{1}{2$	
			Alarm and Control registers) are updated. It	
			returns to one when all prior updates to these	
			three registers have been successfully	
			synchronized to the RTC clock domain. While	
			an RTC register update is being synchronized to	
			the RTC clock domain, a second update to the	
			same register may be dropped.	
			Each of the RTC registers is synchronized	
			independently while their synchronization	
			status are lumped into this single bit. Thus	
			writes to different RTC registers can be done in	
			a batch before checking this bit.	
			Since the frequency of the RTC clock is quite	
			slow when compared to the typical frequency of	
			the APB clock, the synchronization period can	
			be pretty long. The APB clock domain should	
			not be shut down while the synchronization is	
			still in progress.	
Reserved	15:8	-	-	-
Hsec	7	W1C	Half-second interrupt status, write 1 to clear	oxo
Sec	6	W1C	Second interrupt status	oxo
Min	5	W <sub>1</sub> C	Minute interrupt status	oxo
Hour	4	W <sub>1</sub> C	Hour interrupt status	oxo
Day	3	W <sub>1</sub> C	Day interrupt status	0x0
Alarm_Int	2	-W1C	Alarm interrupt status	OxO

## 25.3.8 Digital Trimming Register (0x20)

The Digital Trimming Register holds the trimming values and the respective directions for each RTC time period. This register should be programmed with RTC disabled. Please see Hardware Digital Trimming for usage of this register.

IPUG528-1.1E 216(403)

**Table 25-8 Digital Trimming Register** 

Name	Bit	Туре	Description	Reset
Day_Sign	31	R/W	Sign bit for the trimming value for the second on	oxo
			the day boundary:	
			1: Slow down the timer.	
			o: Speed up the timer.	
Reserved	30:29	-	-	-
Day_Trim	28:24	R/W	Digital trimming value for the second on the day	охо
			boundary.	
Hour_Sign	23	R/W	Sign bit for the trimming value for the second on	охо
			the hour boundary:	
			1: Slow down the timer.	
			o: Speed up the timer.	
Reserved	22:21	-	-	-
Hour_Trim	20:16	R/W	Digital trimming value for the second on the hour	ОхО
			boundary.	
Min_Sign	15	R/W	Sign bit for the trimming value for the second on	oxo
			the minute boundary:	
			1: Slow down the timer.	
			o: Speed up the timer.	
Reserved	14:13	-	-	-
Min_Trim	12:8	R/W	Digital trimming value for the second on the	oxo
		٠-: - ا	minute boundary.	
Sec_Sign	7	R/W	Sign bit for the trimming value for the rest of	oxo
	l Re	elease	seconds:	
			1: Slow down the timer.	
			o: Speed up the timer.	
Reserved	6:5	-	-	-
ec Trim	4:0	R/W	Digital trimming value for the rest of seconds	oxo

# 25.4 Hardware Configuration Options

## 25.4.1 Day Counter Bits

Define ATCRTC100\_DAY\_BITS to configure the size of the day counter. The available range is 1–15.

For example, define ATCRTC100\_DAY\_BITS to 5 for counting up to 2<sup>5</sup> = 32 days.

`define ATCRTC100\_DAY\_BITS 5

IPUG528-1.1E 217(403)

#### 25.4.2 Half-second Interrupt Support

Define ATCRTC100\_HALF\_SECOND\_SUPPORT to support the half-second interrupt.

`define ATCRTC100\_HALF\_SECOND\_SUPPORT

## 25.5 Programming Sequence

#### 25.5.1 Adjust Time and Interrupts on the Hour

- 19. Wait until the WriteDone field of the Status Register equals 1.
- 20. Set the Counter Register to the current time; set the Day field to 0 to count from day 0.
- 21. Enable RTC and hourly interrupt: set the Control Register to 0x11.

#### 25.5.2 Trigger an Alarm Interrupt at a Specific Time

- 22. Wait until the WriteDone field of the Status Register equals 1.
- 23. Set the Alarm Register to the time when an alarm will be issued.
- 24. Enable RTC and alarm interrupt: set the Control Register to 0x5.

## 25.5.3 Trigger an Alarm Wakeup Signal at a Specific Time

The behaviors of the alarm wakeup signal and the alarm interrupt are mostly the same except the following differences:

- Alarm interrupt is kept HIGH until writing 1 to the Alarm\_Int field of the Status Register; alarm wakeup signal is a 1/32768 second-wide pulse.
- Alarm interrupt is an APB clock domain signal while the alarm wakeup signal is an RTC domain signal. The alarm interrupt signal will be disabled when the APB clock domain is off but the alarm wakeup signal will not be affected.

The following shows an example to trigger an alarm wakeup signal at a specific time:

- 25. Wait until the WriteDone field of the Status Register equals 1.
- 26. Set the Alarm Register to the time you want to wake up the system.
- 27. Enable RTC and alarm wakeup: set the Control Register to 0x3.

## 25.5.4 Hardware Digital Trimming

IPUG528-1.1E 218(403)

ATCRTC100 is primarily driven by the external 32768 Hz clock source, and its pulse generator generates an internal 1Hz pulse for incrementing its time counters. The 1Hz pulse is generated by counting the number of clock cycles of the external clock source. By default, the pulse generator outputs a one-cycle-wide pulse every 32768 clock cycles. Therefore the period of the 1Hz pulse will be one second and the second counter is incremented every second if the external clock source is exactly 32768Hz. However, the resulting period won't be exactly one second if the external clock cycle is inaccurate. The provided digital trimming function compensates these inaccuracies by increasing or decreasing the period to generate the 1 Hz pulses.

An adjustment value could be specified and adjustments are performed every second. However, the alternate values of adjustments could be specified depending on whether it is the second on the minute, hour or day boundary. Each adjustment value consists of a trimming value and a trimming sign bit in the Digital Trimming Register (0x20).

- Digital trimming value
- The number of cycles to adjust for generating the 1Hz pulse.
- Trimming is enabled if this value is not zero.
- Sign bit for the trimming value
- Indicates the direction of digital trimming.
- 1: Slow down the clock by enlarging the period of the 1Hz pulse by the trimming value.
- 0: Speed up the clock by shortening the period of the 1Hz pulse by the trimming value.

The second trimming value (Sec\_Trim) is applied every second if no other trimming values are specified. If any of the minute/hour/day trimming values (Min\_Trim, Hour\_Trim, and Day\_Trim) is set, the specified trimming value is applied on the minute/day/hour boundary instead. The longer period trimming values will take priority on the second of multiple time period boundaries. That is, if both Sec\_Trim and Min\_Trim are set, the 1Hz pulse periods for the first 59 seconds are adjusted using Sec\_Trim, while the Min\_Trim is applied to the last second of one minute. If Hour\_Trim is also set, it will be applied to the last second of the last minute of an hour.

The multitude of trimming values that ATCRTC100 supports allow better calibration of the clock source. The second trimming value may over/under-trim the clock source while the longer period trimming values could compensate it back by adjusting for the accumulated errors in the respective periods.

There are two methods to determine the trimming value. The first one is to measure the frequency of a 512 Hz output signal directly and calculate

IPUG528-1.1E 219(403)

the deviation from the ideal frequency. The second one is to observe the amount of time gained or lost over a calibrated wall clock time period.

#### 25.5.5 Determining Trimming Value by Measuring Frequency

The following procedure shows how to decide the trimming value and sign bit by measuring the 512 Hz test frequency output:

- 1. Wait until the WriteDone field of the Status Register equals 1.
- 2. Set the Digital Trimming Register with an all-zero value (default).
- 3. Program the pin mux of the chip such that the RTC frequency test output is driven to the test pin.
- 4. Enable RTC and the frequency test output: set the Control Register to 0x81.
- 5. Measure the output frequency from the frequency test output pin with a calibration tool.
- 6. Calculate the trimming value from clock frequency deviation per second (see the following equation).
- Calculate the trimming value from the frequency deviation: trimming value =  $32768 \times (F_{\text{measured}} F_{\text{ideal}})/F_{\text{ideal}}$
- Fmeasured is the measured frequency of the freq\_test\_out pin.
- Fideal = 512 Hz.

Where:

- If the above "trimming value" is positive, the measured frequency is faster than the ideal frequency. The trimming sign bit needs to be set.
- If the above "trimming value" is negative, the measured frequency is slower than the ideal frequency. The trimming sign bit needs to be cleared.
- 7. Disable RTC: set the Control Register to 0x0.
- 8. Wait until the WriteDone field of the Status Register equals 1.
- 9. Set the Sec\_Trim and Sec\_Sign fields of the Digital Trimming Register with the computed trimming value and sign bit.
- 10. Enable RTC: set the Control Register to 0x1.

## 25.5.6 Determining Trimming Value by Observing Time Deviation

The following procedure shows how to decide the trimming value and the sign bit by observing the deviation over a period of time.

IPUG528-1.1E 220(403)

- Wait until the WriteDone field of the Status Register equals 1.
- 2. Set the Digital Trimming Register with an all-zero value (default).
- Enable RTC: set the Control Register to 0x1.
- 4. Compare the elapsed RTC timer against that of a calibrated wall clock.
- Calculate the trimming value from time period deviation (see the following equation).
- Calculate the trimming value from time period deviation observation:

```
SEC_{dev} = SEC_{measured} - SEC_{ideal}

PPM_{dev} = (SEC_{dev}/SEC_{ideal}) \times 10^6

Where:
```

- SEC<sub>ideal</sub> is the observed ideal time period in seconds.
- SEC<sub>measured</sub> is the elapsed RTC seconds according to ATCRTC100 during SEC<sub>ideal</sub>.
- SEC<sub>dev</sub> is the number of seconds gained or lost during SEC<sub>ideal</sub>.
- If the PPM<sub>dev</sub> is positive, ATCRTC100 is counting faster than the ideal clock. The trimming sign bit needs to be set.
- If the PPM<sub>dev</sub> is negative, ATCRTC100 is counting slower than the ideal clock. The trimming sign bit needs to be cleared.
- The trimming value is determined as: trimming value =  $PPM_{dev} \times 32768/10^6$
- 6. Disable RTC: set the Control Register to 0x0.
- 7. Wait until the WriteDone field of the Status Register equals 1.
- 8. Set the Sec\_Trim and Sec\_Sign fields of the Digital Trimming Register with the computed trimming value and sign bit.
- 9. Enable RTC: set the Control Register to 0x1.
- Please note that a longer observation period will improve the accuracy of measurement

#### 25.5.7 Trimming Capabilities

The following table shows the trimming capability of all trimming values supported by ATCRTC100. The capabilities represent the amount of deviations of the external clock source that could be corrected by the respective trimming value alone, i.e., assuming the rest of trimming values are set to zero.

IPUG528-1.1E 221(403)

**Table 25-9 Trimming Capabilities** 

Trimming Value	Capability (PPM)
Second	+/- 30.5 ~ 946
Minute	+/- 0.508 ~ 15.77
Hour	+/- 0.008 ~ 0.262
Day	+/- 0.000353 ~ 0.0109
Day	+/- 0.000353 ~ 0.0109

The capability is computed by dividing the minimum and the maximum trimming value over the number of ideal clock counts within the respective time range. The range of trimming values is 1 to 31, so the capability of the second trimming value is:

Capability<sub>MAX</sub>(Sec\_Trim) = 
$$Sec_Trim_{MAX} / 32768 = 31/32768 = 946 \times 10^{-6}$$
  
Capability<sub>MIN</sub>(Sec\_Trim) =  $Sec_Trim_{MIN} / 32768 = 1/32768 = 30.56 \times 10^{-6}$ 

And the capability of the minute trimming value is:

CapabilityMAX(Min\_Trim) = Min\_Trim<sub>MAX</sub> / 
$$(32768 \times 60) = 31/(32768 \times 60) = 15.77 \times 10^{-6}$$

CapabilityMIN(Min\_Trim) = Min\_Trim<sub>MIN</sub>/ 
$$(32768\times60) = 1/(32768\times60) = 0.508 \times 10^{-6}$$

Like-wise, the trimming capability for the hour and day trimming values are computed similarly.

IPUG528-1.1E 222(403)

26 ATCPIT100 26.1 Introduction

# 26 ATCPIT100

## 26.1 Introduction

The ATCPIT100 Programmable Interval Timer (PIT) is a set of compact multi-function timers, which can be used as pulse width modulators (PWM) as well as simple timers.


#### 26.1.1 Features

- Supports AMBA 2.0 APB bus
- Supports up to 4 multi-function timers
- Each multi-function timer provides 6 usage scenarios (combinations of timer and PWM)
- Programmable source of timer clock
- Timers can be externally paused

## 26.1.2 Block Diagram

Figure 26-1 ATCPIT100 Block Diagramshows the block diagram of ATCPIT100.

Figure 26-1 ATCPIT100 Block Diagram



IPUG528-1.1E 223(403)

26 ATCPIT100 26.2 Signal Description

## 26.1.3 Function Description

ATCPIT100 supports up to 4 PIT channels. Each PIT channel is a multi-function timer and provides the following 6 usage scenarios:

- one 32-bit timer
- two 16-bit timers
- four 8-bit timers
- one 16-bit PWM
- one 16-bit timer and one 8-bit PWM
- two 8-bit timers and one 8-bit PWM

An n-bit timer means the timer contains an n-bit counter to generate periodic interrupts. An n-bit PWM means the PWM contains two n-bit counters to generate periodic square waves with programmable duty cycles. The more bits a counter contains, the larger period it can support.

Table 26-1 Effective Devices of Channel Modes shows the effective devices of the corresponding channel modes.

**Table 26-1 Effective Devices of Channel Modes** 

Channel Mode	32-bit Timer	16-bit Timers	8-bit Timers	PWM	Mixed PWM/16-bit Timer	Mixed PWM/8-bit Timers
	32-bit Timer o	16-bit Timer o	8-bit Timer o		16-bit Timer 0	8-bit Timer o
		16-bit Timer 1	8-bit Timer 1			8-bit Timer 1
			8-bit Timer 2			
			8-bit Timer 3			
				16-bit PWM	8-bit PWM	8-bit PWM

# 26.2 Signal Description

ATCPIT100 input/output (I/O) signals are shown in Table 26-2 Signal Description of ATCPIT100.

IPUG528-1.1E 224(403)

**Table 26-2 Signal Description of ATCPIT100** 

Name	I/O Type	Description
AMBA APB signal	s	
pclk	I	AMBA APB clock
presetn	I	AMBA APB reset signal; active low
psel	I	AMBA APB slave select signal from the APB decoder
penable	I	AMBA APB enable signal
pwrite	I	AMBA APB transfer direction signal
		This signal indicates a write access when driven as HIGH
		and a read access when driven as LOW
paddr[6:2]	I	AMBA APB address bus
prdata[31:0]	0	AMBA APB read data bus
pwdata[31:0]	I	AMBA APB write data bus
PIT Signals		
extclk	I	External counting reference signal
		extclk frequency must be 3 times slower than pclk
pit_intr	0	Timer interrupt
pit_pause	I	Timer pause
		This signal pauses timers and suspends all timer/PWM
		activities.
ch <b>n</b> _pwm	0	Channel <i>n</i> PWM output
ch <b>n_</b> pwmoe	0	Channel $m{n}$ PWM output enable

# 26.3 Programming Model

# 26.3.1 Summary of Registers

Table 26-3 Summary of registers shows the summary of ATCPIT100 programming registers.

IPUG528-1.1E 225(403)

**Table 26-3 Summary of registers** 

Offset	Name	Description
+0x00	IdRev	ID and Revision Register
+0x04~ 0x0C	-	Reserved
+0x10	Cfg	Configuration Register
+0x14	IntEn	Interrupt Enable Register
+ox18	IntSt	Interrupt Status Register
+ox1C	ChEn	Channel Enable Register
+0x20	ChoCtrl	Channel o Control Register
+0x24	ChoReload	Channel o Reload Register
+ox28	ChoCntr	Channel o Counter Register
+ox2C	-	Reserved
+ox3o	Ch1Ctrl	Channel 1 Control Register
+ox34	Ch1Reload	Channel 1 Reload Register
+ox38	Ch1Cntr	Channel 1 Counter Register
+ox3C	-	Reserved
+0x40	Ch2Ctrl	Channel 2 Control Register
+0x44	Ch2Reload	Channel 2 Reload Register
+ox48	Ch2Cntr	Channel 2 Counter Register
+ox4C	-	Reserved
+0x50	Ch <sub>3</sub> Ctrl	Channel 3 Control Register
+0x54	Ch3Reload	Channel 3 Reload Register
+0x58	Ch3Cntr	Channel 3 Counter Register

# 26.3.2 Register Description

The following sections describe ATCPIT100 registers in detail. The abbreviations for the Type column are summarized below.

RO: read only

R/W: readable and writable

W1C: write 1 to clear

# 26.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

IPUG528-1.1E 226(403)

Table 26-4 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:12	RO	ID number for PIT	0x03031
RevMajor	11:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

# 26.3.4 Configuration Register (0x10)

**Table 26-5 Configuration Register** 

Name	Bit	Туре	Description	Reset
-	31:3	-	Reserved	oxo
NumCh	2:0	RO	Number of PIT channels	Configuration dependent

IPUG528-1.1E 227(403)

# 26.3.5 Interrupt Enable Register (0x14)

**Table 26-6 Interrupt Enable Register** 

Name	Bit	Туре	Description	Reset
-	31:16	UM	Reserved	-
Ch3Int3En	15	R/We	Channel 3 Timer 3 interrupt enable	0x0
CH3Int2En	14	R/W	Channel 3 Timer 2 interrupt enable	0x0
Ch3Int1En	13	R/W	Channel 3 Timer 1 interrupt enable	0x0
CH3IntoEn	12	R/W	Channel 3 Timer 0 interrupt enable	0x0
Ch2Int3En	11	R/W	Channel 2 Timer 3 interrupt enable	0x0
Ch2Int2En	10	R/W	Channel 2 Timer 2 interrupt enable	0x0
Ch2Int1En	9	R/W	Channel 2 Timer 1 interrupt enable	0x0
Ch2IntoEn	8	R/W	Channel 2 Timer 0 interrupt enable	0x0
Ch1Int3En	7	R/W	Channel 1 Timer 3 interrupt enable	0x0
Ch1Int2En	6	R/W	Channel 1 Timer 2 interrupt enable	0x0
Ch1Int1En	5	R/W	Channel 1 Timer 1 interrupt enable	0x0
Ch1IntoEn	4	R/W	Channel 1 Timer 0 interrupt enable	0x0
ChoInt3En	3	R/W	Channel o Timer 3 interrupt enable	0x0
ChoInt2En	2	R/W	Channel o Timer 2 interrupt enable	0x0
ChoInt1En	1	R/W	Channel o Timer 1 interrupt enable	oxo
ChoIntoEn	0	R/W	Channel o Timer o interrupt enable	oxo
			o: Disable	
			1: Enable	

IPUG528-1.1E 228(403)

# 26.3.6 Interrupt Status Register (0x18)

**Table 26-7 Interrupt Status Register** 

- 31:16	Name	Bit	Туре	Description	Reset
Ch3  nt2	-	31:16	Ome	Reserved	-
Ch3   13	Ch3Int3	15	Wice	Channel 3 Timer 3 interrupt status	oxo
Ch3   Into   12   W1C   Channel 3 Timer 0 interrupt status   Ox0	Ch3Int2	14	W1C	Channel 3 Timer 2 interrupt status	oxo
Ch2Int3	Ch3Int1	13	W1C	Channel 3 Timer 1 interrupt status	oxo
Ch2   10	Ch3Into	12	W <sub>1</sub> C	Channel 3 Timer o interrupt status	oxo
Ch2Int1         9         W1C         Channel 2 Timer 1 interrupt status         oxo           Ch2Int0         8         W1C         Channel 2 Timer 0 interrupt status         oxo           Ch1Int3         7         W1C         Channel 1 Timer 3 interrupt status         oxo           Ch1Int2         6         W1C         Channel 1 Timer 2 interrupt status         oxo           Ch1Int1         5         W1C         Channel 1 Timer 0 interrupt status         oxo           Ch1Int0         4         W1C         Channel 0 Timer 3 interrupt status         oxo           Ch0Int3         3         W1C         Channel 0 Timer 3 interrupt status         oxo           0: No effect         1: Timer 3 time up         o: No effect         o: No effect           1: Timer 2 time up         o: No effect         o: No effect         o: No effect           1: Timer 1 time up         o: No effect         o: No effect         o: No effect	Ch2Int3	11	W <sub>1</sub> C	Channel 2 Timer 3 interrupt status	oxo
Ch2Into 8 W1C Channel 2 Timer o interrupt status oxo  Ch1Int3 7 W1C Channel 1 Timer 3 interrupt status oxo  Ch1Int2 6 W1C Channel 1 Timer 2 interrupt status oxo  Ch1Int1 5 W1C Channel 1 Timer 1 interrupt status oxo  Ch1Int0 4 W1C Channel 1 Timer 0 interrupt status oxo  Ch0Int3 3 W1C Channel 0 Timer 3 interrupt status oxo  Ch0Int3 2 W1C Channel 0 Timer 3 interrupt status oxo  Ch0Int2 2 W1C Channel 0 Timer 2 interrupt status oxo  Ch0Int2 1 W1C Channel 0 Timer 2 interrupt status oxo  Ch0Int1 1 W1C Channel 0 Timer 1 interrupt status oxo  Ch0Int1 1 W1C Channel 0 Timer 1 interrupt status oxo  Ch0Int1 1 W1C Channel 0 Timer 1 interrupt status oxo  Ch0Int1 1 Timer 1 time up  Ch0Int0 0 W1C Channel 0 Timer 0 interrupt status oxo  Ch0Int0 0 Timer 1 time up	Ch2Int2	10	W <sub>1</sub> C	Channel 2 Timer 2 interrupt status	oxo
ChiInt3 7 WiC Channel i Timer 3 interrupt status oxo  ChiInt2 6 WiC Channel i Timer 2 interrupt status oxo  ChiInt1 5 WiC Channel i Timer 1 interrupt status oxo  ChiInt0 4 WiC Channel i Timer 0 interrupt status oxo  ChoInt3 3 WiC Channel o Timer 3 interrupt status oxo  ChoInt4 2 WiC Channel o Timer 2 interrupt status oxo  ChoInt5 2 WiC Channel o Timer 2 interrupt status oxo  O: No effect  1: Timer 2 time up  ChoInt1 1 WiC Channel o Timer 1 interrupt status oxo  O: No effect  1: Timer 1 time up  ChoInt0 0 WiC Channel o Timer 0 interrupt status oxo  O: No effect  1: Timer 1 time up	Ch2Int1	9	W1C	Channel 2 Timer 1 interrupt status	oxo
ChiInt2 6 WiC Channel 1 Timer 2 interrupt status oxo  ChiInt1 5 WiC Channel 1 Timer 1 interrupt status oxo  ChiInt0 4 WiC Channel 1 Timer 0 interrupt status oxo  ChoInt3 3 WiC Channel 0 Timer 3 interrupt status oxo  o: No effect  1: Timer 3 time up  ChoInt2 2 WiC Channel 0 Timer 2 interrupt status oxo  o: No effect  1: Timer 2 time up  ChoInt1 1 WiC Channel 0 Timer 1 interrupt status oxo  o: No effect  1: Timer 1 time up  ChoInt0 0 WiC Channel 0 Timer 0 interrupt status oxo  o: No effect  1: Timer 1 time up	Ch2Into	8	W <sub>1</sub> C	Channel 2 Timer o interrupt status	охо
ChiInti 5 WiC Channel i Timer i interrupt status oxo  ChiInto 4 WiC Channel i Timer o interrupt status oxo  ChoInti 3 WiC Channel o Timer 3 interrupt status oxo  o: No effect  i: Timer 3 time up  ChoInti 2 WiC Channel o Timer 2 interrupt status oxo  o: No effect  i: Timer 2 time up  ChoInti 1 WiC Channel o Timer 1 interrupt status oxo  o: No effect  i: Timer 1 time up  ChoInto 0 WiC Channel o Timer 0 interrupt status oxo  o: No effect  oxo  o: No effect  i: Timer 1 time up	Ch1Int3	7	W <sub>1</sub> C	Channel 1 Timer 3 interrupt status	oxo
ChiInto 4 WiC Channel i Timer o interrupt status oxo  ChoInt3 3 WiC Channel o Timer 3 interrupt status oxo  o: No effect  i: Timer 3 time up  ChoInt2 2 WiC Channel o Timer 2 interrupt status oxo  o: No effect  i: Timer 2 time up  ChoInt1 1 WiC Channel o Timer 1 interrupt status oxo  o: No effect  i: Timer 1 time up  ChoInt0 0 WiC Channel o Timer o interrupt status oxo  o: No effect  i: Timer 1 time up	Ch1Int2	6	W1C	Channel 1 Timer 2 interrupt status	oxo
ChoInt3 3 W1C Channel o Timer 3 interrupt status oxo  o: No effect  1: Timer 3 time up  ChoInt2 2 W1C Channel o Timer 2 interrupt status oxo  o: No effect  1: Timer 2 time up  ChoInt1 1 W1C Channel o Timer 1 interrupt status oxo  o: No effect  1: Timer 1 time up  ChoInt0 0 W1C Channel o Timer 0 interrupt status oxo  o: No effect	ChiInti	5	W1C	Channel 1 Timer 1 interrupt status	oxo
c: No effect 1: Timer 3 time up  ChoInt2 2 W1C Channel o Timer 2 interrupt status oxo o: No effect 1: Timer 2 time up  ChoInt1 1 W1C Channel o Timer 1 interrupt status oxo o: No effect 1: Timer 1 time up  ChoInt0 O W1C Channel o Timer 0 interrupt status oxo o: No effect 1: Timer 1 time up	ChiInto	4	W1C	Channel 1 Timer o interrupt status	oxo
1: Timer 3 time up  ChoInt2 2 W1C Channel o Timer 2 interrupt status oxo o: No effect 1: Timer 2 time up  ChoInt1 1 W1C Channel o Timer 1 interrupt status oxo o: No effect 1: Timer 1 time up  ChoInt0 0 W1C Channel o Timer 0 interrupt status oxo o: No effect	ChoInt3	3	W <sub>1</sub> C	Channel o Timer 3 interrupt status	oxo
ChoInt2 2 W1C Channel o Timer 2 interrupt status oxo  o: No effect  1: Timer 2 time up  ChoInt1 1 W1C Channel o Timer 1 interrupt status oxo  o: No effect  1: Timer 1 time up  ChoInt0 0 W1C Channel o Timer 0 interrupt status oxo  o: No effect				o: No effect	
o: No effect  1: Timer 2 time up  ChoInt1  1 W1C Channel o Timer 1 interrupt status oxo  o: No effect  1: Timer 1 time up  ChoInto  O W1C Channel o Timer 0 interrupt status oxo  o: No effect				1: Timer 3 time up	
1: Timer 2 time up  ChoInt1  1 W1C Channel o Timer 1 interrupt status oxo o: No effect 1: Timer 1 time up  ChoInto o W1C Channel o Timer o interrupt status oxo o: No effect	ChoInt2	2	W <sub>1</sub> C	Channel o Timer 2 interrupt status	охо
ChoInt1 1 W1C Channel o Timer 1 interrupt status oxo o: No effect 1: Timer 1 time up  ChoInto o W1C Channel o Timer 0 interrupt status oxo o: No effect				o: No effect	
c: No effect  1: Timer 1 time up  ChoInto o W1C Channel o Timer o interrupt status oxo  o: No effect				1: Timer 2 time up	
1: Timer 1 time up  ChoInto o W1C Channel o Timer o interrupt status oxo o: No effect	ChoIntı	1	W <sub>1</sub> C	Channel o Timer 1 interrupt status	oxo
ChoInto o W1C Channel o Timer o interrupt status oxo o: No effect				o: No effect	
o: No effect				1: Timer 1 time up	
	ChoInto	o	W <sub>1</sub> C	Channel o Timer o interrupt status	охо
1: Timer o time up				o: No effect	
				1: Timer o time up	

IPUG528-1.1E 229(403)

# 26.3.7 Channel Enable Register (0x1C)

**Table 26-8 Channel Enable Register** 

Name	Bit	Туре	Description	Reset
-	31:16		Reserved	-
Ch3TMR3En/ CH3PWMEn	15	Rele	ChMode = 1, 2, 3 Channel 3 Timer 3 enable ChMode = 4, 6, 7 Channel 3 PWM enable	oxo
Ch3TMR2En	14	R/W	Channel 3 Timer 2 enable	oxo
Ch3TMR1En	13	R/W	Channel 3 Timer 1 enable	oxo
Ch3TMRoEn	12	R/W	Channel 3 Timer o enable	oxo
Ch2TMR3En/	11	R/W	ChMode = 1, 2, 3	oxo
CH2PWMEn			Channel 2 Timer 3 enable	
			ChMode = 4, 6, 7 Channel 2 PWM enable	
Ch2TMR2En	10	R/W	Channel 2 Timer 2 enable	oxo
Ch2TMR1En	9	R/W	Channel 2 Timer 1 enable	oxo
Ch2TMRoEn	8	R/W	Channel 2 Timer o enable	oxo
Ch1TMR3En/	7	R/W	ChMode = 1, 2, 3	oxo
CH1PWMEn			Channel 1 Timer 3 enable	
			ChMode = 4, 6, 7	
			Channel 1 PWM enable	
Ch1TMR2En	6	R/W	Channel 1 Timer 2 enable	oxo
Ch1TMR1En	5	R/W	Channel 1 Timer 1 enable	oxo
Ch1TMRoEn	4	R/W	Channel 1 Timer o enable	oxo
ChoTMR3En/	3	R/W	ChMode = 1, 2, 3	oxo
ChoPWMEn			Channel o Timer 3 enable	
			ChMode = 4, 6, 7	
			Channel o PWM enable	
	ъ.		<b>.</b>	P
Name	Bit	Туре	Description	Reset
ChoTMR2En	2	R/W	Channel o Timer 2 enable	OXO
ChoTMR1En	1	R/W	Channel o Timer 1 enable	0x0
ChoTMRoEn	°(R	Jiffic Relea	Channel o Timer o enable o: Disable 1: Enable	oxo

IPUG528-1.1E 230(403)

Note that a timer or PWM cannot be enabled if the corresponding channel does not exist or it is not a valid device in the channel mode. For example, Timer 1 of Channel 0 cannot be enabled when Channel 0 is set to the 32-bit Timer mode.

# 26.3.8 Chn Control Register (0x20 + n \* 0x10)

Table 26-9 Channel  $0\sim3$  Control Register (0x20 + n \* 0x10)

Name	Bit	Туре	Description	Reset
-	31:5	-	Reserved	-
PWMPark	4	R/W	PWM park value. When this channel is	ОхО
			disabled, this bit reflects the output of PWM	
			and writing to it will change the output of	
			PWM. The value of this bit also governs how	
			the PWM waveform is generated when this	
			channel is enabled.	
			o: the PWM output is LOW when the	
			channel is disabled; the low-period PWM	
			counter will be counted first before toggling	
			the output to HIGH and counting the	
			high-period PWM counter when this channel	
			is enabled.	
			1: the PWM output is HIGH when the	
			channel is disabled; the high-period PWM	
			counter will be counted first before toggling	

IPUG528-1.1E 231(403)

Name	Bit	Туре	Description	Reset
			the output to LOW and counting the	
			low-period PWM counter when this channel $$	
			is enabled.	
ChClk	3	R/W	Channel clock source:	0x0
	l F	Rele	o: External clock	
			1: APB clock	
ChMode	2:0	R/W	Channel mode:	oxo
			o: Reserved	
			1: 32-bit timer	
			2: 16-bit timers	
			3: 8-bit timers	
			4: PWM	
			5: Reserved	
			6: Mixed PWM/16-bit timer	
			7: Mixed PWM/8-bit timers	

## 26.3.9 Chn Reload Register (0x24 + n \* 0x10)

The Reload Register keeps the initial/reload value(s) for PWM/timer counter(s). The definition of the Reload Register varies according to the channel mode. The period of PWM/timer is equal to the reload value plus one. For example, in the 32-bit Timer mode, a timer interrupt will be generated every (TMR32\_0 + 1) cycles. In the PWM mode, the high period is (PWM16\_Hi + 1) cycles and the low period is (PWM16\_Lo + 1) cycles. Table 26-10 Reload Register for 32-bit Timer Mode (ChMode=1) to TTable 26-15 Reload Register for Mixed PWM/8-bit Timers Mode (ChMode=7) shows the definition of Reload Register with respect to the channel mode.

Table 26-10 Reload Register for 32-bit Timer Mode (ChMode=1)

Name	Bit	Туре	Description	Reset	
TMR32_o	31:0	R/W	Reload value for 32-bit Timer o	oxo	
	Table 26-	11 Reloa	nd Register for 16-bit Timers Mode (C	ChMode=2)	
			•	<u>'</u>	
Name	Bit	Туре	Description	Reset	
Name TMR16_1		Туре		,	
		Туре	Description	Reset	

IPUG528-1.1E 232(403)

Table 26-12 Reload Register for 8-bit Timers Mode (ChMode=3)

Name	Bit	Туре	Description	Reset
TMR8_3	31:24	R/W	Reload value for 8-bit Timer 3	oxo
TMR8_2	23:16	R/W	Reload value for 8-bit Timer 2	oxo
TMR8_1	15:8	R/W	Reload value for 8-bit Timer 1	oxo
TMR8_o	7:0	R/W	Reload value for 8-bit Timer 0	oxo

Table 26-13 Reload Register for PWM Mode (ChMode=4)

Name	Bit	Туре	Description	Reset
PWM16_Hi	31:16	R/W	Reload value for PWM high period	oxo
PWM16_Lo	15:0	R/W	Reload value for PWM low period	oxo

Table 26-14 Reload Register for Mixed PWM/16-bit Timer Mode (ChMode=6)

Name	Bit	Туре	Description	Reset
PWM8_Hi	31:24	R/W	Reload value for PWM high period	oxo
PWM8_Lo	23:16	R/W	Reload value for PWM low period	oxo
TMR16_o	15:0	R/W	Reload value for 16-bit Timer 0	OxO

Table 26-15 Reload Register for Mixed PWM/8-bit Timers Mode (ChMode=7)

Name	Bit	Туре	Description	Reset
PWM8_Hi	31:24	R/W	Reload value for PWM high period	0x0
PWM8_Lo	23:16	R/W	Reload value for PWM low period	0x0
TMR8_1	15:8	R/W	Reload value for 8-bit Timer 1	0x0
TMR8_o	7:0	R/W	Reload value for 8-bit Timer 0	0x0

# 26.3.10 Chn Counter Register (0x28 + n \* 0x10)

Chn Counter Register indicates the remaining cycles for the next timer interrupt or PWM toggle. Like the Reload Register, the field definition of Counter Register varies according to the channel mode.

IPUG528-1.1E 233(403)

Name	Bit	Туре	Description	Reset
Counter	31:0	RO	The counter for the counting of Timer/PWM	oxo
			Refer to Table 10 $\sim$ Table 15 for the field	
			definitions with respect to the channel mode. $% \label{eq:channel} % \$	

# **26.4 Hardware Configuration Options**

#### 26.4.1 Number of PIT Channels

Define ATCPIT100\_NUM\_CHANNEL\_mto configure mPIT channels, where mis the number ranging from 1~4. For example, define "ATCPIT100\_NUM\_CHANNEL\_3" to configure 3 PIT channels.

define ATCPIT100\_NUM\_CHANNEL\_3

# 26.5 Programming Sequence

Each PIT channel may select either APB or external clock as its clock source. ChClk of PIT

Control Register determines the clock source selection.

The following sections give some usage examples.

# 26.5.1 Generate 2 Periodic Interrupts with Channel 0

Using channel 0 to generate 2 interrupts: one for every 1000 APB clock cycles and another for every 3000 APB cycles.

1. Set Channel 0 Control Register:

ChMode = 2 (16-bit Timers) ChClk = 1 (APB clock)

2. Set Channel 0 Reload Register, refer to Table 11:

 $TMR16_0 = 999$  $TMR16_1 = 2999$ 

3. Set Interrupt Enable Register to enable interrupt:

ChOIntOEn = 1ChOInt1En = 1


4. Enable Timer 0 and Timer 1 of channel 0.

Ch0TMR0En = 1Ch0TMR1En = 1

IPUG528-1.1E 234(403)

## 26.5.2 Generate 2 Aligned PWM Output

Figure 26-2 PWM Example Waveform



To drive the waveform illustrated in Figure 26-2 PWM Example Waveform:

PWM0: period = 30 external clock cycles, duty cycle = 1/3

PWM1: period = 60 external clock cycles, duty cycle = 1/3

Two PWMs are aligned at positive edge

1. Set Control Register:

Channel 0: ChMode = 4 (PWM), ChClk = 0 (External Clock),

PWMPark = 1

Channel 1: ChMode = 4 (PWM), ChClk = 0 (External Clock),

PWMPark = 1

2. Set Reload Register, see Table 13.

Channel 0: PWM16\_Hi = 9, PWM16\_Lo = 19

Channel 1: PWM16\_Hi = 19, PWM16\_Lo = 39

3. Enable PWM.

Set Channel Enable Register: Ch0PWMEn = 1, Ch1PWMEn = 1.

## 26.5.3 Changing the PIT Modes

To change the mode of PIT channel that is currently working, the channel must be disabled first. Then set the channel to a new mode and enable it.

IPUG528-1.1E 235(403)

27 ATCBUSDEC200 27.1 Introduction

# 27 ATCBUSDEC200

## 27.1 Introduction

The ATCBUSDEC200 is an AMBA AHB-Lite decoder. It receives bus transactions from the upstream port and dispatches the transactions to the downstream ports according to the slave base address and space size configurations. This decoder also provides slave information registers for software to lookup the memory space assignment information.

#### 27.1.1 Features

- Compliant with the AMBA AHB-Lite protocol
- Provides the slave base/size information through the internal slave device
- Supports one upstream port
- Supports up to 31 downstream ports
- Configurable base/size for each downstream port
- Configurable address width: 24, 32 bits
- Configurable data width: 32, 64, 128 bits

## 27.1.2 Block Diagram

Figure 27-1 ATCBUSDEC200 Block Diagram shows the block diagram of the ATCBUSDEC200 decoder, which consists of the interconnect logic, the internal slave, and the default slave.

IPUG528-1.1E 236(403)

27 ATCBUSDEC200 27.1 Introduction




Figure 27-1 ATCBUSDEC200 Block Diagram

## 27.1.3 Interconnect Logic

The interconnect logic includes the address decoder and the downstream-to-upstream multiplexor. The address decoder dispatches the upstream transactions to the appropriate slave ports according to the slave base address and size configurations. The downstream-to-upstream multiplexor collects the returned data/responses to the upstream port.

#### 27.1.4 Internal Slave

The internal slave contains registers recording the base/size information of downstream ports. The internal slave is designated the slave number 0. It is an optional slave that could be configured out by undefining the ATCBUSDEC200\_SLV0\_SUPPORT macro.

#### 27.1.5 Default Slave

A transaction that does not hit any slave is directed to the default slave, which may be configured to generate ERROR as responses. See AHB-Lite Default Slave Error Response for detail.


IPUG528-1.1E 237(403)

27 ATCBUSDEC200 27.2 Signal Description

# 27.2 Signal Description

Figure 27-2 Signal Diagram shows the signal overview and gives the detailed descriptions of I/O signals.

Figure 27-2 Signal Diagram



IPUG528-1.1E 238(403)

Signal Name I/O Type Description AHB-Lite global signals helk AHB-Lite bus clock AHB-Lite bus reset hresetn Upstream AHB-Lite interface us\_haddr[ADDR\_MSB:o] AHB-Lite address bus us\_htrans AHB-Lite transfer type us hsel AHB-Lite slave select us\_hready AHB-Lite input ready from upstream ports us\_hrdata[DATA\_MSB:o] AHB-Lite read data bus us\_hreadyout o AHB-Lite transfer done (internally connected with ds\_hready) AHB-Lite transfer response us\_hresp Downstream AHB-Lite interface  $dsn_hsel$ AHB-Lite slave select for the  $n^{\text{th}}$  downstream port (n=1~31) O AHB-Lite input ready for all downstream ports (internally ds\_hready 0 connected with us\_hready) dsn\_hrdata[DATA\_MSB:o] AHB-Lite read data bus for the  $n^{th}$  downstream port (n=1~31)  $dsn_hreadyout$ AHB-Lite transfer done for the nth downstream port (n=1~31) AHB-Lite transfer response for the  $n^{th}$  downstream port  $dsn_hresp$ Т

Table 27-1 ATCBUSDEC200 Signal Description

# 27.3 Programming Model

The registers for ATCBUSDEC200 are all informational only. They reside in the internal slave (slave 0) so they are only available when slave 0 is configured. That is, the hardware configuration option ATCBUSDEC200\_SLV0\_SUPPORT has to be defined for these registers to be available.

# 27.3.1 Summary of Registers

Table 27-2 Register Summary provides a summary of registers. All registers are read-only and writes to them are silently ignored. All undefined/reserved registers will be read as zero.

**Table 27-2 Register Summary** 

Offset	Name	Description
+0x00	IdRev	ID and revision register
+0x04~0x1C	-	Reserved
+0x20~0x98	BaseSizen	Base/size register of downstream port $n$ (1~31)

# 27.3.2 Register Description

Note that the registers are only available when the internal slave (slave

IPUG528-1.1E 239(403)

0) is defined. See beginning of this chapter for detail.

# 27.3.3 ID and Revision Register

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

Table 27-3 ID and Revision Register (0x00)

Name	Bit	Description	Reset
ID	31:8	ID number for ATCBUSDEC200	0x000320
RevMajor	7:4	Major revision number	Revision dependent
RevMinor	3:0	Minor revision number	Revision dependent

# 27.3.4 Base/Size Register

These registers hold the base and size information for each downstream port.

Table 27-4 Base/Size Register of Downstream Port  $1\sim n (0x1c + n*0x4)$  in 24-bit Address Mode

Name	Bit	Description	Reset
Reserved	23:M	$M{=}ATCBUSDEC200\_ADDR\_DECODE\_WIDTH$	oxo
Base	(M-1):10	Base address offset	Depends on the configuration
Reserved	9:4	-	oxo
Size	3:0	Size of the slave address space	Depends on the configuration
		oxo: Invalid (for absent ports)	
		0x1: 1KB	
		0x2: 2KB	
		0x3: 4KB	
		0x4: 8KB	
		0x5: 16KB	
		ox6: 32KB	
	Of	0x7: 64KB 0x8: 128KB	
	Rel	ох9: 256КВ	
		oxA: 512KB	
		oxB: 1MB	
		oxC: 2MB	
		oxD: 4MB	
		oxE: 8MB	
		oxF: Reserved	

IPUG528-1.1E 240(403)

Name Bit Description Reset Reserved 31:M M=ATCBUSDEC200\_ADDR\_DECODE\_WIDTH Base address offset (M-1):20 Depends on the configuration Reserved 19:4 Size of the slave address space Size Depends on the configuration 3:0 oxo: Invalid (for absent ports) 0x1: 1MB 0x2: 2MB 0x3: 4MB 0x4: 8MB 0x5: 16MB ox6: 32MB ox7: 64MB ox8: 128MB ox9: 256MB oxA: 512MB oxB: 1GB oxC: 2GB oxE ~ oxF: Reserved

Table 27-5 Base/Size Register of Downstream Port  $1\sim n (0x1c + n*0x4)$  in 32-bit Address Mode

# 27.4 Hardware Configuration Options

#### 27.4.1 AHB-Lite Bus Address Width

Define ATCBUSDEC200\_ADDR\_WIDTH\_24 to set the address width to 24 bits. The default ddress width is 32 bits.

`define ATCBUSDEC200 ADDR WIDTH 24

#### 27.4.2 AHB-Lite Address Decode Width

The upstream address decoding logic only performs partial decoding of the address bits received from the AHB-Lite master. Define ATCBUSDEC200\_ADDR\_DECODE\_WIDTH to specify the amount of partial address bits to use for decoding. This value also reflects the total address space size available to all downstream ports. For the 24-bit mode, this macro could be 11 – 24; for the 32-bit mode, this macro could be 21 – 32. For example,

IPUG528-1.1E 241(403)

#### define ATCBUSDEC200\_ADDR\_DECODE\_WIDTH 22

In this case, the address decoding logic only decodes address bits [21:0] for selecting the target slave port.

#### 27.4.3 AHB-Lite Bus Data Width

Define one of the following macro to set the data width to 64 bits or 128 bits. The default address width is 32 bits when neither of them is defined.

`define ATCBUSDEC200\_DATA\_WIDTH\_64
`define ATCBUSDEC200\_DATA\_WIDTH\_128

#### 27.4.4 AHB-Lite Slave Ports

Define ATCBUSDEC200\_SLVn\_SUPPORT to enable the  $n^{th}$  downstream port, where  $n = 0 \sim 31$ . He macros do not need to be defined sequentially. For example,

`define ATCBUSDEC200\_SLV0\_SUPPORT
`define ATCBUSDEC200\_SLV1\_SUPPORT
`define ATCBUSDEC200\_SLV15\_SUPPORT
`define ATCBUSDEC200\_SLV31\_SUPPORT

#### Note!

- Slave 0 is the optional internal slave which provides accesses to the ATCBUSDEC200 programming registers.
- ATCBUSDEC200\_SLV0\_SUPPORT needs to be defined explicitly to enable slave 0.

#### 27.4.5 AHB-Lite Slave Size

Define ATCBUSDEC200\_SLVn\_SIZE (n=1~31) to specify the address space size of the n<sup>th</sup> downstream port. The values are defined in Table 4 and Table 5 for the 24-bit mode and the 32-bit mode, respectively. For example, specify the address space size of the 2nd downstream port to be 4KB in the 24-bit mode:

`define ATCBUSDEC200 SLV2 SIZE 3

And the same value means 4MB in the 32-bit mode.

#### Note!

The address space size of slave 0 (the internal slave) is not configurable and it is predefined to be 4KB in the 24-bit mode and 1MB in the 32-bit mode.

IPUG528-1.1E 242(403)

#### 27.4.6 AHB-Lite Slave Base Address Offset

Define ATCBUSDEC200\_SLVn\_OFFSET (n=0~31) to specify the base address offset of the n<sup>th</sup> downstream port. The value must be slave-size aligned. For example, suppose the size of the entire decoded address space is 2GB and the size of the 3<sup>rd</sup> downstream port is 8MB, specify the

address offset of the 3<sup>rd</sup> downstream port to be 0x10800000 as below:

`define ATCBUSDEC200\_ADDR\_DECODE\_WIDTH 31

`define ATCBUSDEC200\_SLV3\_SIZE 4

`define ATCBUSDEC200\_SLV3\_OFFSET ATCBUSDEC200 ADDR DECODE WIDTH'h10800000

### 27.4.7 AHB-Lite Default Slave Error Response

Use ATCBUSDEC200\_OOR\_ERR\_EN to control the responses of transactions that do not target any valid downstream port. When defined, the default slave will return the two-cycle ERROR response; otherwise, it will return the OKAY response.

`define ATCBUSDEC200\_OOR\_ERR\_EN

# 27.5 Integration Guideline

Figure 27-3 ATCBUSDEC200 Connection Example shows an example use of ATCBUSDEC200, which connects an AHB-Lite master to two AHB-Lite slaves.

- An AHB-Lite master is connected to the upstream port of ATCBUSDEC200.
- Slave 3 and slave 9 are connected to the 3rd and 9th downstream ports of ATCBUSDEC200.
- misc indicates the AHB-Lite interface signals hwdata, hsize, hprot, hmastlock, and hburst from the upstream. These signals are connected to all slaves directly.

IPUG528-1.1E 243(403)

27 ATCBUSDEC200 27.6 Access Latencies




Figure 27-3 ATCBUSDEC200 Connection Example

## 27.6 Access Latencies

Table 26-6 summarizes the ATCBUSDEC200 access latencies, the number of elapsed clock cycles on the upstream port between the moment a request is accepted and the moment the last response for the request is available. The table is made with the following assumptions:

- LEN stands for the value of the length indicated by hburst
- The downstream slave inserts no wait states

Table 27-6 ATCBUSDEC200 Access Latencies

Type of Request	Latency
Read	LEN
Write	LEN

IPUG528-1.1E 244(403)

28 ATCBMC200 28.1 Introduction

# **28** ATCBMC200

## 28.1 Introduction

The ATCBMC200 Bus Matrix Controller is an AHB fabric that allows multiple simultaneous bus transactions. Programmable two-level priority scheme is used for arbitration.

#### **28.1.1 Features**

- Supports AMBA™ 2 AHB protocol specification
- Split transfers are not supported
- All transfers behave as locked transfers
- Supports 24/32-bit address bus
- Configurable number of AHB masters (1–16)
- Configurable number of AHB slaves (1–15)
- Configurable connectivity between AHB masters and slaves
- Programmable two level priority arbitration scheme

## 28.1.2 Block Diagram

Figure 28-1 ATCBMC200 Block Diagram shows the block diagram of the ATCBMC200 controller.

IPUG528-1.1E 245(403)

28 ATCBMC200 28.1 Introduction




Figure 28-1 ATCBMC200 Block Diagram

# 28.1.3 Function Description

The AndeShape™ ATCBMC200 bus matrix accepts requests from AHB masters and dispatches the transactions to the target AHB slaves. The transactions from multiple masters can proceed simultaneously as long as there is no resource conflict.

#### 28.1.4 MST Commander

Each MST Commander interfaces one AHB master and it decides which AHB slave should process the bus transfer based on the address map information (as defined by the Base/Size Registers). The Bus Matrix will then route the transfer to the corresponding slave accordingly.

#### 28.1.5 SLV Commander

Each SLV commander interfaces one AHB slave and it is responsible for arbitrating requests to that slave. The arbitration scheme is two-level priority arbitration.

#### 28.1.6 Bus Matrix

The Bus Matrix routes the transfer between AHB masters and slaves according to the address decoding result provided by the MST Commander.

IPUG528-1.1E 246(403)

28 ATCBMC200 28.2 Signal Description

However, the connectivity inside the matrix is configurable and there might not be paths between all master/slave pairs. Please see Hardware Configuration Options Master and Slave Ports Connectivity for detail.

# 28.1.7 AHB Slave Grouping

AHB slaves are partitioned into two groups:

- Fixed address map group
- Programmable address map group

The difference is the programmability of the base address and the size as summarized in Table 28-1 Programmability of Base Address and Size Registers for AHB Slave 1–15. It is recommended to connect memory devices to AHB slave 11–15.

Table 28-1 Programmability of Base Address and Size Registers for AHB Slave 1-15

AHB slave numb	er Base Address	Slave Size	Usage
1–10	Non-programmable	Non-programmable	Memory (fixed address and size) /
	Official		Device
11-15	Programmable	Programmable	Memory (adjustable address and
	Release		size)

# 28.2 Signal Description

Figure 28-2 ATCBMC200 I/O Signals shows the input/output (I/O) signals of the ATCBMC200 controller.

IPUG528-1.1E 247(403)

28 ATCBMC200 28.2 Signal Description

hmm\_haddr hmm\_hready hmm\_hburst hmm\_hprot hmm\_hrdata hmm\_hresp  $hmm_hsize$ AHB Master hmm\_htrans hmm\_hwdata hmm\_hwrite bmc\_hsn\_hready hsn\_bmc\_hready hsn hsel hsn\_hrdata hsn haddr AHB Slave hsn\_hresp hsn\_hburst hsn\_hprot hsn\_hsize hsn\_htrans hsn\_hwdata hsn\_hwrite helk System hresetn bmc\_intr (m is configurable 0-15) ( n is configurable 1-15)

Figure 28-2 ATCBMC200 I/O Signals

Table 28-2 ATCBMC200 Signal Definition gives the detailed descriptions of ATCBMC200 I/O signals.

IPUG528-1.1E 248(403)

28 ATCBMC200 28.2 Signal Description

Table 28-2 ATCBMC200 Signal Definition

Signal Name	I/O Type	Description
System	Offici	al)
hclk	D - IT	AHB clock
	Relea	Se <i>j</i>
hresetn	I	AHB reset signal; Active Low
bmc_intr	0	Interrupt signal; Active High
		The signal is asserted when there are no target slaves or multiple target
		slaves after decoding the address bus.
AHB Master Inter	face	
hmm_haddr[W:o]	I	AHB master $m$ address bus
		W = 31 in 32-bit address mapping mode
		W = 23 in 24-bit address mapping mode
hmm_hburst[2:0]	I	AHB master $m$ burst type signal
hmm_hprot[3:0]	I	AHB master $m$ protect signal
hmm_hsize[2:0]	I	AHB master $m$ data size signal
hmm_htrans[1:0]	I	AHB master $m$ transfer type signal
hmm_hwdata[31:0]	I	AHB master $m$ write data bus
hmm_hwrite	I	AHB master $m$ read/write control signal
hmm_hrdata[31:0]	0	AHB master $m$ read data bus
hmm_hready	0	AHB master $m{m}$ hready signal. Indicates that a transfer has been finished on
		the bus
hmm_hresp[1:0]	0	AHB master $m$ response signal
AHB Slave Interfa	ice	
hsn_bmc_hready	I	AHB hready from slave $n$ , indicating that a transfer to/from slave $n$ has
		finished, $n=1-15$
		To avoid cyclic timing loop, the fan-in of $hsn\_bmc\_hready$ must not include
		${\tt bmc\_hs} n\_{\tt hready\ through\ combinational\ logic}.$

IPUG528-1.1E 249(403)

Signal Name	I/O Type	Description
hs <i>n</i> _hrdata[31:0]	I	AHB slave $\boldsymbol{n}$ read data bus. The read data bus transfers data from bus slaves
		to bus masters for read operations
hsn_hresp[1:0]	Offici	AHB slave $n$ response signal. The signal provides response status of the transfer
bmc_hsn_hready	Relea	AHB hready for slave $n$ , indicating that the bus is ready to issue a new transfer. $n$ =1–15
hsn_haddr[W:0]	0	AHB slave $m{n}$ address bus
		W = 31 in 32-bit address mapping mode
		W = 23 in 24-bit address mapping mode
hsn_hburst[2:0]	0	AHB slave $m{n}$ write data bus
hsn_hprot[3:0]	0	AHB slave $\boldsymbol{n}$ protect signal
hsn_hsel	0	AHB slave $m{n}$ select signal
hsn_hsize[2:0]	0	AHB slave $m{n}$ data size signal, indicating the size of the transfer
hsn_htrans[1:0]	0	AHB slave $\boldsymbol{n}$ transfer type signal, indicating the type of the current transfer
hsn_hwdata[31:0]	0	AHB slave $m{n}$ write data bus
hsn_hwrite	0	AHB slave $m{n}$ transfer direction. HIGH indicates a write transfer and LOW
		indicates a read transfer

# 28.3 Programming Model

# 28.3.1 Summary of Registers

Table 28-3 ATCBMC200 Register Summary shows a summary of the ATCBMC200 registers.

Table 28-3 ATCBMC200 Register Summary

Offset	Name	Description
+0x00	IdRev	ID and revision register
+oxo4-oxoC	-	Reserved
+0x10	Priority	Priority register
+0x14	Ctrl	Control register
+0x18	IntrStatus	Interrupt status register
+ox1C	-	Reserved
+0x20-e0x58	BaseSizen	Base/Size registers for AHB slave $n$ , where $n$ =1–15

IPUG528-1.1E 250(403)

### 28.3.2 Register Description

The abbreviations for the Type column are summarized below.

RO: read only

RW: readable and writable

RW1C: readable and write 1 to clear

## 28.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the revision fields are revision dependent.

Table 28-4 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:12	RO	ID number for ATCBMC200	0x00002
RevMajor	11:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

## 28.3.4 Priority Register (0x10)

The ATCBMC200 controller provides two arbitration modes — fixed priority mode and two level round-robin mode. The modes are controlled by the Priority field of the Priority Register. When all 16 bits of the Priority field equal zero, the arbitration mode is the fixed mode, where the master number determines the priority with the lower masters getting higher priorities. When the Priority field is not all zero, the arbiter works in the two-level round-robin mode where each bit of the Priority field indicates the priority group of the corresponding master. The masters are partitioned into two groups, group-0 and group-1, according to their corresponding Priority bit values. Group-1 masters are given higher priorities than group-0 masters, and the priorities within the same group are round-robin.

Under the two-level round-robin mode, Bit-0 of the Priority field indicates the priority of Master 0, bit-1 indicates that of Master 1, etc. If Master mdoes not exist, then bit-m is read as zero and write ignored.

Master 0 can be set to the top priority by setting the PHigh0 field to 1 regardless of the priority mode.

IPUG528-1.1E 251(403)

**Table 28-5 Priority Register** 

Name	Bit	Туре	Description	Reset
PHigho	31	RW	Master 0 is the highest priority master	О
	(04	1-1-1	regardless of the Priority mode	
	(Official)		o: Disable	
	Rel	9289	1: Enable	
Reserved	30:16	<del></del>	-	-
Priority	15:0	RW	Priority Mode	oxFFFF
			oxo: Fixed mode. The priority from high	
			to low is Master 0, Master 1, Master 2	
			Master 15.	
			Other values: Two-level round-robin	
			mode.	
			The behavior of two-level round-robin	
			partitions the masters into high priority	
			group and low priority group. Within each	
			group, the priority policy is round-robin.	

# 28.3.5 Control Register (0x14)

**Table 28-6 Control Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:2	-	<del>-</del>	-
IntrEn	1	RW	Interrupt enable	0
			o: Disable interrupt	
			1: Enable interrupt	
${\bf UnmappedResp}$	o	RW	The response type when there is no slave	o
			selected after decoding the address bus	
			o: OK response	
			1: ERROR response	

IPUG528-1.1E 252(403)

# 28.3.6 Interrupt Status Register (0x18)

**Table 28-7 Interrupt Status Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:16	icial	-	-
Intr_Mst15SelErr	15	RW1C	Master15 address selection error	0
	(Rel	ease,	o: No error	
			1: The transfer address from Master15	
			does not map to any slaves	
Intr_Mst14SelErr	14	RW1C	Master14 address selection error	0
			o: No error	
			1: The transfer address from Master14	
			does not map to any slaves	
Intr_Mst13SelErr	13	RW1C	Master13 address selection error	0
			o: No error	
			1: The transfer address from Master13	
			does not map to any slaves	
Intr_Mst12SelErr	12	RW1C	Master12 address selection error	0
			o: No error	
			1: The transfer address from Master12	
			does not map to any slaves	
Intr_Mst11SelErr	11	RW1C	Master11 address selection error	0
			o: No error	
			1: The transfer address from Master11	
			does not map to any slaves	
Intr_Mst10SelErr	10	RW1C	Master10 address selection error	0
			o: No error	
			1: The transfer address from Master10	
			does not map to any slaves	

IPUG528-1.1E 253(403)

Name	Bit	Туре	Description	Reset
Intr_Mst9SelErr	9	RW <sub>1</sub> C	Master9 address selection error	0
			о: No еггог	
	(0)	C: 1 1	1: The transfer address from Master9 does	
	Of	ricial	not map to any slaves	
Intr_Mst8SelErr	Rel	e RW1C	Master8 address selection error	0
	(10)	0000	o: No error	
			1: The transfer address from Master8 does	
			not map to any slaves	
Intr_Mst7SelErr	7	RW <sub>1</sub> C	Mastery address selection error	0
			o: No error	
			1: The transfer address from Mastery does	
			not map to any slaves	
Intr_Mst6SelErr	6	RW <sub>1</sub> C	Master6 address selection error	0
			o: No error	
			1: The transfer address from Master6 does	
			not map to any slaves	
Intr_Mst5SelErr	5	RW <sub>1</sub> C	Master5 address selection error	0
			o: No error	
			1: The transfer address from Master5 does	
			not map to any slaves	
Intr_Mst4SelErr	4	RW <sub>1</sub> C	Master4 address selection error	0
			o: No error	
			1: The transfer address from Master4 does	
			not map to any slaves	
Intr_Mst3SelErr	3	RW <sub>1</sub> C	Master3 address selection error	0
			o: No error	
			1: The transfer address from Master3 does	
			not map to any slaves	
Intr_Mst2SelErr	2	RW1C	Master2 address selection error	0
			o: No error	
			1: The transfer address from Master2 does	
	Offi	icial )	not map to any slaves	
Intr_Mst1SelErr	Dala	RW1C	Master1 address selection error	0
	LEIG	ease	o: No error	
			1: The transfer address from Master1 does	
			not map to any slaves	
Intr_MstoSelErr	0	RW1C	Mastero address selection error	0
IIII_IIIIIIIIII	J	K1110	o: No error	Ü
			1: The transfer address from Mastero does	
			not map to any slaves	
			not map to any staves	

IPUG528-1.1E 254(403)

## 28.3.7 Base/Size Register of AHB Slave 1-10 (0x20-0x44)

These registers hold the base address and the size of AHB slave 1–10 and they are read only. The register format is shown in Table 28-8 Base/Size Register of AHB Slave 1–10 in 24-bit Mode and Table Table 28-9 Base/Size Register of AHB Slave 1–10 in 32-bit Mode for 24-bit and 32-bit addressing modes, respectively.

Table 28-8 Base/Size Register of AHB Slave 1-10 in 24-bit Mode

Name	Bit	Туре	Description		Reset
Base	23:10	RO	Base address		Depends on the
					configuration
Reserved	9:4	-	-		-
Size	3:0	RO	Size of the address spa	ice	Depends on the
			oxo: Invalid slave	0x8: 128K	configuration
			0x1: 1K	0x9: 256K	
			0x2: 2K	0xA: 512K	
			ох3: 4К	oxB: 1M	
			OV	CW	
			0x4: 8K	oxC: 2M	
			0x5: 16K	oxD: 4M	
			0х6: 32К	oxE: 8M	
	Off	icial `	0x7: 64K	oxF: Reserved	

Table 28-9 Base/Size Register of AHB Slave 1-10 in 32-bit Mode

Name	Bit	Туре	Description		Reset
Base	31:20	RO	Base address		Depends on the
					configuration
Reserved	19:4	-	-		-
Size	3:0	RO	Size of the address spa	ace:	Depends on the
			oxo: Invalid slave	0x8: 128M	configuration
			0x1: 1M	ox9: 256M	
			ox2: 2M	oxA: 512M	
			ох3: 4М	oxB: 1G	
			0x4: 8M	oxC: 2G	
			ox5: 16M	oxD-oxF: Reserved	ı
			ox6: 32M		
			ox7: 64M		

IPUG528-1.1E 255(403)

### 28.3.8 Base/Size Register of AHB Slave 11-15 (0x48-0x58)

These register show the base address and the size of AHB slave 11–15. Contrary to the read only Base/Size registers of AHB Slave 1–10, these registers are readable and writable. The register format is shown in Table 28-10 Base/Size Register of AHB Slave 11–15 in 24-bit Mode and Table 28-11 Base/Size Register of AHB Slave 11–15 in 32-bit Mode for 24-bit and 32-bit addressing modes, respectively. Note that the base address must be aligned to multiple of the size of the corresponding AHB slave address space.

Table 28-10 Base/Size Register of AHB Slave 11-15 in 24-bit Mode

Name	Bit	Туре	Description		Reset
Base	23:10	RW	Base address		Depends on the
					configuration
Reserved	9:4	-	-		-
Size	3:0	RW	Size of the address sp	Size of the address space:	
			0x0: Invalid slave	0x8: 128K	configuration
			0x1: 1K	0x9: 256K	
			0x2: 2K	0xA: 512K	
			ox3: 4K	oxB: 1M	
			0x4: 8K	oxC: 2M	
			0x5: 16K	oxD: 4M	
			ox6: 32K	oxE: 8M	
			ox7: 64K	oxF: Reserved	

Table 28-11 Base/Size Register of AHB Slave 11-15 in 32-bit Mode

Name	Bit	Туре	Description	Reset
Base	31:20	RW	Base address	Depends on the
				configuration
Reserved	19:4	· -	-	· -

IPUG528-1.1E 256(403)

Size	3:0	RW	Size of the address sp	ace:	Depends on the
			oxo: Invalid slave	ox8: 128M	configuration
			0x1: 1M	0x9: 256M	
	(Off	icial `	ox2: 2M	oxA: 512M	
			ox3: 4М	oxB: 1G	
	(Rel	ease	0x5: 16M	oxC: 2G	
			ox6: 32M	oxD-oxF: reserved	
			0x7: 64M		

# 28.4 Hardware Configuration Options

#### 28.4.1 Address Width

Define the following macro to set the address width to 24-bit. Default address width is 32-bit.

`define ATCBMC200\_ADDR\_WIDTH\_24

#### 28.4.2 Number of AHB Master Ports

Define ATCBMC200\_AHB\_MSTmto enable the respective AHB master port, where valid values for mrange from 1 to 15. For example, to enable AHB master 1 and 3, the following macros shall be defined:

`define ATCBMC200 AHB MST1

'define ATCBMC200 AHB MST3

#### 28.4.3 Number of AHB Slave Ports

Define ATCBMC200\_AHB\_SLVn to enable the respective AHB slave port, where valid values for n range from 1 to 15. For example, to enable AHB slave 2 and 5, the following macros shall be defined:

`define ATCBMC200 AHB SLV2

`define ATCBMC200\_AHB\_SLV5

# 28.4.4 Master and Slave Ports Connectivity

Define ATCBMC200\_MSTm\_SLVn to enable the bus matrix connection between AHB master mand slave n. For example, to create a bus matrix where slave 0, 1 and 2 are connected to master 0; slave 0 and 2 are connected to master 1; slave 1 and 2 are connected to master 3, the following macros shall be defined:

IPUG528-1.1E 257(403)

#### `define ATCBMC200\_MST0\_SLV0

`define ATCBMC200\_MST0\_SLV1

`define ATCBMC200\_MST0\_SLV2

`define ATCBMC200\_MST1\_SLV0

`define ATCBMC200\_MST1\_SLV2

`define ATCBMC200\_MST3\_SLV1

`define ATCBMC200\_MST3\_SLV2

#### 28.4.5 Slave Base Address

The default base address of AHB slave n is defined by macro ATCBMC200\_AHB\_SLVn\_BASE, where valid values of n ranges from 0 to 15. These are the reset values for the Base field of the Base/Size Registers. The values are read-only for slave 1–10 and the values for slave 11–15 are programmable. Note that the slave base address must be slave-size aligned.

In the 32-bit address mapping mode, the value should be 32-bit wide. In addition, bit[19:0] shall be 0 because the minimum space in 32-bit mode is 1MB. The following example assigns AHB slave 5 to 0x90300000:

'define ATCBMC200 AHB SLV5 BASE 32'h9030 0000

In 24-bit address mapping mode, the value should be 24-bit wide. In addition, bit[9:0] shall be 0 because the minimum space in 24-bit mode is 1KB. The following example assigns AHB slave 6 to 0x7a0000:

`define ATCBMC200 AHB SLV6 BASE 24'h7a 0000

#### 28.4.6 Slave Size

The default size of AHB slave n is defined by macro ATCBMC200\_AHB\_SLVn\_SIZE, where valid values of n ranges from 1 to 15. These are reset values for the Size field of the Base/Size Registers. The values are read-only for slave 1–10 and the values for slave 11–15 are programmable.

Table 28-12 Slave Sizes Encoding Tableshows the valid values for this macro. The encoding has different meaning depending on the address mapping mode (32-bit or 24-bit mode). The following example defines a 16MB space for AHB slave 3 in the 32-bit mode:

'define ATCBMC200 AHB SLV3 SIZE 4'h5

IPUG528-1.1E 258(403)

**Table 28-12 Slave Sizes Encoding Table** 

ATCHMCago AUD SIVE SIZE	Address Space Size in 32-bit	Address Space Size in 24-bit
ATCBMC200_AHB_SLVn_SIZE	mode	mode
4'ho	No slave	No slave
4'h1	1M	1K
4'h2	2M	2K
4'h3	4M	4K
4'h4	8M	8K
4'h5	16M	16K
4'h6	32M	32K
4'h7	64M	64K
4'h8	128M	128K
4'h9	256M	256K
4'hA	512M	512K
4'hB	1G	1M
4'hC	2G	2M
4'hD	Reserved	4M
4'hE	Reserved	8M
4'hF	Reserved	Reserved

IPUG528-1.1E 259(403)

29 ATCAPBBRG100 29.1 Introduction

# 29 ATCAPBBRG100

#### 29.1 Introduction

The ATCAPBBRG100 bridge converts transactions between an AHB bus and an APB bus.

#### **29.1.1 Features**

- Compliant with the AMBA 2 AHB protocol
- Compliant with the AMBA 4 APB protocol
- Support of various synchronous AHB/APB clock ratios (N:1, N = 1, 2, 3, ...)
- Support of up to 31 APB slaves
- Support of 32-bit or 24-bit addressing mode
- Support of write buffering
- Hardware-configurable base address and size for each APB slave
- Slave information registers for automatic bus component discovery

## 29.1.2 Block Diagram

Figure 29-1 ATCAPBBRG100 Block Diagram shows the block diagram of the ATCAPBBRG100 bridge.

IPUG528-1.1E 260(403)




Figure 29-1 ATCAPBBRG100 Block Diagram

## 29.1.3 Function Description

The AndeShape ATCAPBBRG100 bridge converts transactions between an AHB bus and an APB bus. The bridge is compliant with AMBA 4 specifications. It is a slave on the AHB bus and is the only master on the APB bus.

AHB transactions are dispatched to APB slaves according to the slave base address and space size configurations. APB slave 0 represents the bridge for the register file access.

The register file keeps the configuration information for software to get the ATCAPBBRG100 ability and to enumerate the APB slaves. It also contains a field to control the write buffering scheme.

# 29.2 Signal Description

Figure 29-2 ATCAPBBRG100 Logic Symbol shows the logic symbol of the ATCAPBBRG100 bridge.

IPUG528-1.1E 261(403)




Figure 29-2 ATCAPBBRG100 Logic Symbol

Table 29-1 ATCAPBBRG100 Signal Definition gives the detailed descriptions of ATCAPBBRG100 I/O signals.

IPUG528-1.1E 262(403)

Table 29-1 ATCAPBBRG100 Signal Definition

Signal Name	I/O Ty	Description	
AHB Bus Interfac	<ul><li>Official  </li></ul>		
hclk	Release	AHB clock	
apb2ahb_clken	T T T T T T T T T T T T T T T T T T T	AHB clock enable is an AHB	domain signal indicating the valid
		AHB clock cycles to sample	and update APB domain signals
		when the AHB frequency is	a multiple of the APB frequency.
hresetn	I	AHB reset signal (Active -Lo	w)
hsel	I	AHB slave select signal	
haddr[ADDR_MSB	:o] I	AHB address bus. The value	of ADDR_MSB depends on the
		configuration.	
hprot[3:0]	I	AHB protect signal	
hsize[2:0]	I	AHB data size signal	
htrans[1:0]	I	AHB transfer type signal	
hready_in	I	AHB hready signal to indica	te the previous transfer is complete
hwdata[31:0]	I	AHB write data bus	
hwrite	I	AHB read/write control sign	al
hready	0	AHB hready signal is return	ed to the master
hrdata[31:0]	0	AHB read data bus is return	ed to the master
hresp[1:0]	0	AHB response signal is retu	rned to the master
APB Bus Interfac	e		
pclk	I	APB clock	
presetn	I	APB reset signal (Active-Lov	v)
psn_psel	0	APB select signal	
		This signal indicates that AF	B slave $n$ is selected
psn_prdata[31:0]	I	APB read data of slave $n$	
		The read data bus is driven l	by APB slave $n$ device during the
		read cycles	


IPUG528-1.1E 263(403)

Signal Name	I/O Type	Description
psn_pready	I	APB ready of slave $oldsymbol{n}$
		The slave uses this signal to extend an APB transfer
psn_pslverr Offic	ial	This signal indicates a transfer failure of the slave $oldsymbol{n}$
paddr[ADDR_MSB:o]	0	APB address bus. The value of ADDR_MSB depends on the
Relea	ise	configuration.
		ADDR_MSB = 23 for 24-bit addressing mode;
		ADDR_MSB = $31$ for $32$ -bit addressing mode.
penable	O	APB enable signal translated from the AHB master port
pprot[2:0]	0	APB protect signal translated from the AHB master port.
pstrb[3:0]	0	APB write strobe signal translated from the AHB master port.
pwrite	0	APB write signal translated from the AHB master port
pwdata[31:0]	0	APB write data bus translated from the AHB master port

## 29.2.1 Clock Enable Signal

The ATCAPBBRG100 design has an AHB clock enable input signal. The clock enable signal indicates the valid AHB clock cycles to sample and update APB domain signals when the AHB frequency is an integer multiple of the APB frequency. It must assert for one AHB clock cycle for each APB clock. An example is illustrated in Figure 29-3 ATCAPBBRG100 Clock Enable Signal for 4:1 AHB-to-APB Clock Ratio for the case that the AHB frequency is 4 times of the APB frequency. For the special case that AHB clock and APB clock are identical, the clock enable signal must be always high.





IPUG528-1.1E 264(403)

# 29.3 Programming Model

#### 29.3.1 Summary of Registers

Table 29-2 ATCAPBBRG100 Register Summary shows a summary of the ATCAPBBRG100 registers.

Table 29-2 ATCAPBBRG100 Register Summary

Offset	Name	Description	
+0x00	IdRev	ID and revision register	
+0x04~0x10	-	Reserved	
+0x14	Ctrl	Control register	
+0x18~0x1C	-	Reserved	
+0x20~0x98	BaseSizen	Base/size register of APB slave $n$ ( $n$ = 1 ~ 31)	

#### 29.3.2 Register Description

The abbreviations for the Type column are summarized below.

RO: read only

RW: readable and writable

## 29.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

Table 29-3 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:8	RO	ID number for ATCAPBBRG100	0x000210
RevMajor	7:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

## 29.3.4 Control Register (0x14)

This register controls the behavior of the ATCAPBBRG100 bridge. The

IPUG528-1.1E 265(403)

WBUF\_EN bit enables write buffering on the bridge. When write buffering is enabled, responses are returned to the master immediately before the write transaction is issued to the APB bus. This effectively shortens the write transaction latency. All buffered write transactions are issued to the APB bus in order and a subsequent read transaction waits until the buffered write transaction completes.

**Table 29-4 Configuration Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:1	-	-	-
WBUF_EN	0	RW	Force the write buffering for all writes	0
			1: Set this bit to force write buffering.	
			All write transactions from the AHB	
			master will be buffered in the bridge.	
			o: Writing buffering is based on AHB	
			HPROT signal.	
			Note: When toggling this bit, there	
			should be no outstanding APB	
			transactions.	

## 29.3.5 Base/Size Register of Slave $1 \sim n (0x20 + (n-1) * 0x4)$

This register shows the base address offset and the size of APB slave n (n = 1  $\sim$  31). The register format is shown in Table 29-5 Base/Size Register of Slave 1 $\sim$ n in 24-bit modeand Table 29-6 Base/Size Register of Slave 1 $\sim$ n in 32-bit modefor 24-bit and 32-bit addressing modes, respectively.

IPUG528-1.1E 266(403)

Table 29-5 Base/Size Register of Slave 1~n in 24-bit mode

Name	Bit	Туре	Description	Reset
Reserved	23:M	-	M =	-
			ATCAPBBRG100_ADDR_DECODE_WIDTH	
Base	(M-1):10	RO	Base address offset	Depends on the configuration
Reserved	9:4	-	-	-
Size	3:0	RO	Size of the address space:	Depends on the configuration
			oxo: invalid slave	
			ox1: 1KiB	
			0x2: 2KiB	
			ox3: 4KiB	
			ox4: 8KiB	
			0x5: 16KiB	
			0x6: 32KiB	
			0х7: 64КіВ	
			0x8: 128KiB	
			0x9: 256KiB	
			0xA: 512KiB	
			oxB: 1MiB	
			oxC: 2MiB	
			oxD: 4MiB	
			oxE: 8MiB	
			oxF: Reserved	

IPUG528-1.1E 267(403)

Name	Bit	Туре	Description	Reset
Reserved	31:M	-	M =	-
	Of	ficial	ATCAPBBRG100_ADDR_DECODE_WIDTH	
Base	(M-1):20	RO	Base address offset	Depends on the configuration
Reserved	19:4	ease	)	-
Size	3:0	RO	Size of the address space:	Depends on the configuration
			oxo: invalid slave	
			Ox1: 1MiB	
			0x2: 2MiB	
			ох3: 4MiB	
			ox4: 8MiB	
			0x5: 16MiB	
			ox6: 32MiB	
			ox7: 64MiB	
			0x8: 128MiB	
			ox9: 256MiB	
			oxA: 512MiB	
			oxB: 1GiB	
			oxC: 2GiB	
			oxD~oxF: Reserved	

Table 29-6 Base/Size Register of Slave 1~n in 32-bit mode

# 29.4 Hardware Configuration Options

#### 29.4.1 Address Width

Define the following macro to set the address width to 24-bit. Default address width is 32-bit.

`define ATCAPBBRG100\_ADDR\_WIDTH\_24

#### 29.4.2 Address Decode Width

Define ATCAPBBRG100\_ADDR\_DECODE\_WIDTH to identify the width of the APB address decoding logic. The APB address decoding logic only decodes the partial address bits receiving from the AHB slave port. For 24-bit mode, this macro could be 11~24; for 32-bit mode, this macro could be 21~32. For example,

`define ATCAPBBRG100\_ADDR\_DECODE\_WIDTH 16

IPUG528-1.1E 268(403)

29 ATCAPBBRG100 29.5 Access Latencies

In this case, the address decoding logic only decodes the address bit [15:0] to select the target APB slave.

#### 29.4.3 APB Slave Ports

Define ATCAPBBRG100\_SLV\_n to enable the nth APB slave ports, where n=1~31. For example,

`define ATCAPBBRG100\_SLV\_1

`define ATCAPBBRG100\_SLV\_2

#### 29.4.4 APB Slave Size

Define ATCAPBBRG100\_SLVn\_SIZE (n=1~31) to identify the space size of the nth APB slave based on Table 5 and Table 6 for 24-bit mode and 32-bit mode, respectively. For example, specify the space size of APB slave #1 to be 4KiB in 24-bit mode:

`define ATCAPBBRG100 SLV1 SIZE 3

#### 29.4.5 APB Slave Base Address Offset

Define ATCAPBBRG100\_SLVn\_OFFSET (n=1~31) to identify the base address offset of the n<sup>th</sup> APB slave. The value of the offset must be slave-size aligned and it should be a Verilog hexadecimal constant number with bit width specified. The bit width should be equal to the Address Decode Width, which reflects the total address space size of the APB bus (see Address Decode Width).

For example, suppose the size of the entire APB bus address space is 64KiB and the size of the APB slave 1 is 4KiB. The offset value must be an integral multiple of 4KiB (e.g., 0x1000), and the width of the offset value should be log2(64K) = 16. Thus, the definition for specifying the address offset of the APB slave 1 at 0x1000 is:

`define ATCAPBBRG100\_SLV1\_ OFFSET 16'h1000

## 29.5 Access Latencies

Table 29-7 ATCAPBBRG100 Access Latencies summarizes the ATCAPBBRG100 access latencies, the number of elapsed clock cycles on the upstream port between the moment an address is accepted and the moment the corresponding data/status is available. Table 29-7 ATCAPBBRG100 Access Latencies shows the minimum latency cycles, which are made with the following assumptions:

IPUG528-1.1E 269(403)

29 ATCAPBBRG100 29.5 Access Latencies

- The downstream APB interface inserts zero wait state.
- Zero arbitration wait state
- The frequency ratio of the AHB clock to the APB clock is n:1. The two clocks are synchronously related.

Table 29-7 ATCAPBBRG100 Access Latencies

Request Type	Latencies (AHB Clock Cycles)			
AHB Interface (1:1 Identical Clock Configuration)				
Read	2			
Non-bufferable Write	3			
Bufferable Write (when buffer is NOT full)	1			
Bufferable Write (when buffer is full)	2			
AHB Interface (n :1 Synchronous Clock Configuration)				
Read	2 <b>n</b> +( <b>n</b> -1)			
Non-bufferable Write	2n+1			
Bufferable Write (when buffer is NOT full)	1			
Bufferable Write (when buffer is full)	2n			

For bufferable writes, the upstream interface always receives an OKAY response if an internal buffer entry is available (not full). This means that the minimum access latency of bufferable writes is one AHB clock cycle. If the buffer is full, an additional access latency of at least 2n AHB clock cycles will occur, which is the amount of time for the downstream interface to drain one internal buffer entry.

The propagation delay of the specific bufferable write request from the upstream interface to the downstream interface is two AHB clock cycles minimally.

IPUG528-1.1E 270(403)

30 ATCAPBDEC100 30.1 Introduction

# 30 ATCAPBDEC100

#### 30.1 Introduction

The ATCAPBDEC100 is an APB bus decoder dispatching bus transactions from an APB master to APB slaves according to the bus address mapping, which is hardware-configurable.

#### 30.1.1 Features

- Compliant with AMBA™ 3 APB protocol specification
- Supports up to 31 APB slaves
- Supports 32-bit or 24-bit addressing mode
- Hardware-configurable base address and size for each APB slave
- Slave information registers for automatic bus component discovery

## 30.1.2 Block Diagram

Figure 30-1 ATCAPBDEC100 Block Diagram shows the block diagram of the ATCAPBDEC100 decoder.

IPUG528-1.1E 271(403)

30 ATCAPBDEC100 30.2 Signal Description




Figure 30-1 ATCAPBDEC100 Block Diagram

## **30.1.3 Function Description**

AndeShape™ ATCAPBDEC100 is an APB bus decoder dispatching bus transactions from the APB master to APB slaves. The decoder is compliant with AMBA™ 3 specifications. It has the following blocks:

- an upstream APB port receiving transactions from an APB master,
- a combinational decoding logic for dispatching the transactions,
- a downstream APB port transmitting transactions to APB slaves,
- a register file recording informations about the slaves.

APB transactions from the mater are dispatched to APB slaves according to the slave base address and space size configurations. APB slave 0 is the ATCAPBDEC100 register file. The register file keeps the configuration information about the ATCAPBDEC100 capabilities and the slave address mappings.

# 30.2 Signal Description

The signal overview is illustrated in Figure 29-2 ATCAPBBRG100 Logic Symbol

IPUG528-1.1E 272(403)

30 ATCAPBDEC100 30.2 Signal Description

presetn
psel

paddr prodata
pready
pready
pslverr

(n is configurable 1~31)

Figure 30-2 ATCAPBDEC100 Input/Output Signals

Table 30-1 ATCAPBDEC100 Signal Definition gives the descriptions of the ATCAPBDEC100 input/output (I/O) signals.

Table 30-1 ATCAPBDEC100 Signal Definition

Signal Name	I/O Type	Description
pclk	Offic	APB clock
presetn	Polos	APB reset signal. (active low)
psel	VCIC C	APB select signal from the APB master.
		APB address bus from the APB master.
paddr[ADDR_MSB:o]	I	ADDR_MSB = 23 for 24-bit addressing mode;
		ADDR_MSB = 31 for 32-bit addressing mode.
prdata[31:0]	О	APB read data bus for the APB master.
pready	О	APB ready for the APB master.
pslverr	0	APB slave error for the APB master.
ps <b>n</b> _psel	0	APB select signal for the slave $n$ .
		This signal indicates that the APB slave $\boldsymbol{n}$ is selected.
ps <b>n</b> _prdata[31:0]	ī	APB read data from the slave $n$ .
		The read data bus is driven by the APB slave $\boldsymbol{n}$ during the read cycles.
ps <b>n</b> _pready	I	APB ready from the slave $n$ .
		The slave uses this signal to extend an APB transfer.
ps <b>n</b> _pslverr	I	This signal indicates a transfer failure from the slave $m{n}$ .

IPUG528-1.1E 273(403)

# 30.3 Programming Model

## 30.3.1 Summary of Registers

Table 29-2 ATCAPBBRG100 Register Summary shows a summary of the ATCAPBDEC100 registers.

Table 30-2 ATCAPBDEC100 Register Summary

Offset	Name	Description	
+0x00	IdRev	ID and revision register	
+0x04~0x1C	-	Reserved	
+0x20~0x98	BaseSizen	Base/size register of APB slave $n$ ( $n$ = 1 ~ 31)	

## **30.3.2 Register Description**

The abbreviations for the Type column are summarized below.

RO: read only

RW: readable and writable

## 30.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

Table 30-3 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:12	RO	ID number for ATCAPBDEC100	0x00031
RevMajor	11:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

## 30.3.4 Base/Size Register of Slave $1 \sim n (0x20 + (n-1) * 0x4)$

This register holds the base address offset and the size of APB slave n (n = 1  $\sim$  31). The register format is shown in Table 29-4 Configuration Register and Table 29-5 Base/Size Register of Slave 1 $\sim$ n in 24-bit mode for 24-bit and 32-bit addressing mode, respectively.

IPUG528-1.1E 274(403)

Table 30-4 Base/Size Register of Slave 1~n in the 24-bit Mode

Name	Bit	Туре	Description	Reset
Reserved	23:M	-	M = ATCAPBDEC100_ADDR_DECODE_WIDTH	-
Base	(M-1):10	RO	Base address offset	Depends on the configuration
Reserved	9:4	-	-	-
Size	3:0	RO	Size of the address space:  0x0: invalid slave  0x1: 1K  0x2: 2K	Depends on the configuration
	F	Off	0x3: 4K 0x4: 8K 0x5: 16K 0x6: 32K 0x7: 64K 0x8: 128K 0x9: 256K 0xA: 512K 0xB: 1M 0xC: 2M 0xD: 4M 0xE: 8M 0xF: Reserved	

IPUG528-1.1E 275(403)

Name	Bit	Туре	Description	Reset
Reserved	31:M	-	$M = ATCAPBDEC100\_ADDR\_DECODE\_WIDTH$	-
Base	(M-1):20	RO	Base address offset	Depends on the configuration
Reserved	19:4	-	-	-
Size	3:0	RO	Size of the address space:  oxo: invalid slave  ox1: 1M  ox2: 2M  ox3: 4M  ox4: 8M  ox5: 16M  ox6: 32M  ox7: 64M  ox8: 128M  ox9: 256M  oxA: 512M  oxB: 1G  oxC: 2G  oxD~oxF: Reserved	Depends on the configuration

Table 30-5 Base/Size Register of Slave 1~n in the 32-bit Mode

## 30.4 Hardware Configuration Options

## 30.4.1 Hardware Configuration Options

Define the following macro to set the address width to 24-bit. Default address width is 32-bit.

`define ATCAPBDEC100 ADDR WIDTH 24

#### 30.4.2 Address Decode Width

Define ATCAPBDEC100\_ADDR\_DECODE\_WIDTH to identify the partial address bits for APB address decoding. The APB address decoding logic only decodes the partial address bits received from the APB master. This value also reflects the total address space size of the APB bus. For the 24-bit mode, this macro could be 11~24; for the 32-bit mode, this macro could be 21~32. For example,

`define ATCAPBDEC100\_ADDR\_DECODE\_WIDTH 16

In this case, the address decoding logic only decodes the address bit

IPUG528-1.1E 276(403)

[15:0] for selecting the target APB slave.

#### 30.4.3 APB Slave Ports

Define ATCAPBDEC100\_SLV\_n to enable the n<sup>th</sup> APB slave port, where n=1~31. For example,

`define ATCAPBDEC100\_SLV\_1

`define ATCAPBDEC100\_SLV\_2

#### 30.4.4 APB Slave Size

Define ATCAPBDEC100\_SLVn\_SIZE (n=1~31) to identify the address space size of the n<sup>th</sup> APB slave. The values are defined in Table 29-4 and Table 29-5 for the 24-bit mode and the 32-bit mode, respectively. For example, specify the address space size of APB slave #1 to be 4KB in the 24-bit mode:

`define ATCAPBDEC100\_SLV1\_SIZE 3

#### 30.4.5 APB Slave Base Address Offset

Define ATCAPBDEC100\_SLVn\_OFFSET (n=1~31) to identify the base address offset of the n<sup>th</sup> APB slave. The value of the offset must be slave-size aligned and it should be a Verilog hexadecimal constant number with bit width specified. The bit width should be equal to the Address Decode Width, which reflects the total address space size of the APB bus (see Address Decode Width).

For example, suppose the size of the entire APB bus address space is 64KB and the size of the APB slave 1 is 4KB. The offset value must be integral multiple of 4K (e.g., 0x1000), and the width of the offset value should be  $log_2(64K) = 16$ . Thus, the definition for specifying the address offset of the APB slave 1 at 0x1000 is:

`define ATCAPBDEC100 SLV1 OFFSET 16'h1000

IPUG528-1.1E 277(403)

# 31 ATCDMAC100

#### 31.1 Introduction

The ATCDMAC100 is a direct memory access controller which transfers regions of data efficiently on bus.

#### 31.1.1 Features

- Compliant with AMBA 2 AHB protocol specification
- Support of up to 8 DMA channels
- Support of up to 32 request/acknowledge pairs for hardware handshaking
- Support of round-robin arbitration with 2 priority levels
- Support of 8/16/32-bit wide data transfer
- Support of 24/32-bit address bus
- Support of chain transfer

## 31.1.2 Block Diagram

Figure 33-1 shows the block diagram of ATCDMAC100, which contains one AHB master interface for data transfer and one AHB slave interface for register programming.

IPUG528-1.1E 278(403)




Figure 31-1 ATCDMAC100 Block Diagram

## 31.1.3 Function Description

ATCDMAC100 supports up to 8 DMA channels. Each DMA channel provides a set of registers to describe the intended data transfers. Multiple DMA channels can be enabled concurrently, but the DMA controller services one channel at a time.

Figure 31-2 Example of DMA Data Transfers shows an illustration of data transfer timing for a channel. To prevent channels from being starved, the DMA controller services all ready-channels alternatively, performing at most SrcBurstSize data transfers each time. Consequently, the data transfers of a channel may be split into several chunks when the total transfer size (TranSize) is larger than the source burst size (SrcBurstSize). When the overall data transfers of a channel complete, the DMA controller will update the interrupt status register, IntStatus, and assert the dma\_int interrupt signal if the terminal count interrupt is enabled.

The data transfers of a channel will be stopped when an error occurs. The data transfers of a channel can also be aborted by software. In either case, the DMA controller will disable the channel, and assert dma\_int if the corresponding interrupt is enabled.

IPUG528-1.1E 279(403)

TranSize Transfers

SrcBurstSize Transfers

Remaining Transfers

Remaining Transfers

Ro Rn Wo Wn'

Channel arbitration

Figure 31-2 Example of DMA Data Transfers

#### 31.1.4 Channel Arbitration


ATCDMAC100 provides two priority levels for channel arbitration. Every channel is associated with a priority level by the Priority field of the channel control register, ChnCtrl. During the channel arbitration, the DMA controller selects a high priority channel first. A low priority channel is only selected if there is no high priority channel. Channels of the same priority level will be selected by the round-robin scheme.

#### 31.1.5 Hardware Handshaking

ATCDMAC100 provides up to 32 pairs of hardware handshake signals (dma\_req/dma\_ack) for data transfers with low-speed devices. Figure 31-3 Example of Hardware Handshaking gives an example of hardware handshaking. The device should assert dma\_req only when it prepares enough data to transfer or when it has enough empty space to receive the incoming data. The DMA controller only issues bus requests to read/write the data when it sees the dma\_req asserted, avoiding holding the bus in the wait state indefinitely. The DMA controller asserts dma\_ack when it completes SrcBurstSize data transfers from/to the device. The device should de-assert dma\_req after detecting the assertion of dma\_ack. The DMA controller should de-assert dma\_ack after detecting the de-assertion of dma\_req. If an error is encountered during the data transfers, the DMA controller will disable the channel without asserting dma\_ack. The error handling software should reset both the source and destination of the DMA transfer to deassert dma\_req.

IPUG528-1.1E 280(403)

Figure 31-3 Example of Hardware Handshaking




#### 31.1.6 Chain Transfer

ATCDMAC100 provides the chain transfer function, with which multiple blocks of data can be transferred consecutively without the intervention of the main processor.

Before a chain transfer is started, a linked list structure must be built to describe the data blocks to move and the associated control setups. The first element of the list (the head of the list) is described by the channel control registers. The rest of elements of the list are specified by the linked list descriptors stored in the memory, where the linked list descriptor holds the control values to load to the channel control registers to continue the data transfer. Figure 31-4 Linked List Structure for Chain Transfers shows an example of the linked list structure.

When the channel is enabled, the DMA controller will first transfer data according to the channel control registers. After the data transfer completes, the DMA controller will continue the data transfer by following the ChnLLPointer. The content of the linked list descriptor pointed by ChnLLPointer will be loaded to the channel control registers if ChnLLPointer is not zero. The loaded descriptor becomes the new head of the list and this process repeats until the ChnLLPointer is zero.

Figure 31-4 Linked List Structure for Chain Transfers



IPUG528-1.1E 281(403)

When the terminal count interrupt (IntTCMask) of a channel is enabled, the DMA controller will generate an interrupt and disable the channel when the data transfer for the head of the list isdone. If the ChnLLPointer is not zero, the channel control registers will be preloaded with the next descriptor before the interrupt is generated. The interrupt handling software could resume the chain transfer by just re-enabling the channel.

Table 31-1 Format of Linked List Descriptor shows the format of the linked list descriptor. The bit field definition of each descriptor word is the same as the corresponding channel control register except the channel enable bit, which is reserved in the linked list descriptor.

Name	Offset	Description	Format
Ctrl	0x00	Channel control	See Table 10
SrcAddr	0x04	Source address	See Table 11
DstAddr	oxo8	Destination address	See Table 12
TranSize	oxoC	Total transfer size	See Table 13
LLPointer	OX10	Linked list pointer	See Table 14

Table 31-1 Format of Linked List Descriptor

#### 31.1.7 Data Order

ATCDMAC100 provides three address control modes: increment mode, decrement mode, and fixed mode. At the increment mode, the address is increased after the DMA controller accesses a data of the source/destination. At the decrement mode, the address is decreased after the DMA controller accesses a data of the source/destination. At the fixed mode, the address remains unchanged after the DMA controller accesses a data of the source/destination.

When the address control mode of the source is the same as that of the destination, the DMA controller maintains the same byte order of the data between the source and the destination. When the address control mode of the source is opposite to that of the destination, the data written to the destination will be in the reverse byte order of that read from the source. The data order of the fixed mode is treated the same as that of the increment mode.

Figure 31-5 Data Order at the Destination when the Source Address Mode is the Increment Mode, Figure 31-6 Data Order at the Destination when the Source Address Mode is the Decrement Mode and

IPUG528-1.1E 282(403)

Figure 31-7 Data Order at the Destination when the Source Address Mode is

the Fixed Mode illustrate the byte order of the data at the destination when the source address mode is increment, decrement, and fixed respectively.

Figure 31-5 Data Order at the Destination when the Source Address Mode is the Increment Mode





Figure 31-6 Data Order at the Destination when the Source Address Mode is the Decrement Mode



IPUG528-1.1E 283(403)

31 ATCDMAC100 31.2 Signal Description

0xc 5 7 8x0 Destination: Increment 5  $0x2\sim0xd$ Source: Fixed 4 0x0f 0xc5 b 6 a 4 8x0 Destination: decrement 7  $0xd \sim 0x2$ 0x4 3 2 1 0 0x00x00xc Destination: fixed 0x4 0x4 0x0

Figure 31-7 Data Order at the Destination when the Source Address Mode is the Fixed Mode

# 31.2 Signal Description

Figure 31-8 ATCDMAC100 Interfaces shows the interfaces of the ATCDMAC100.

→ haddr\_mst[31:0] hresetn → htrans\_mst[1:0] haddr[31:0] → hwrite\_mst htrans[1:0] hsize\_mst[2:0] hwrite → hprot\_mst[3:0] hsize[2:0] → hlock\_mst hburst[2:0] → hburst\_mst[2:0] hwdata[31:0] ♦ hwdata\_mst[31:0] ATCDMAC100 - hrdata\_mst[31:0] hreadyin hready\_mst hrdata[31:0] hresp\_mst[1:0] hresp[1:0] hbusreq\_mst hready - hgrant\_mst dma\_int dma\_req[M:0] dma\_ack[M:0]

Figure 31-8 ATCDMAC100 Interfaces

Table 30-2 gives the detailed descriptions of ATCDMAC100 I/O signals.

IPUG528-1.1E 284(403)

Table 31-2 ATCDMAC100 Signal Definition

Signal Name	І/О Туре	Description
AHB global signals	<del>Jiliciai</del>	
hclk	telease	System bus clock
hresetn	I	System bus reset
DMA signals		
dma_int	0	Interrupt request
dma_req[M:o]	I	Burst transfer request
		(M is `ATCDMAC100_REQ_ACK_NUM - 1)
dma_ack[M:o]	0	Burst transfer acknowledge
AHB slave signals		
haddr[N:o]	I	AHB address bus
		(N is 23 and 31 for AHB 24-bit and 32-bit address,
		respectively)
htrans[1:0]	I	AHB transfer type
hwrite	I	AHB write signal
hsize[2:0]	I	AHB transfer size
hburst[2:0]	I	AHB burst type
hwdata[31:0]	I	AHB write data bus
hsel	I	AHB slave select signal
hreadyin	I	AHB ready input
hrdata[31:0]	0	AHB read data bus
hresp[1:0]	0	AHB transfer response
hready	0	AHB ready output
AHB master signals		
haddr_mst[N:o]	0	AHB address bus
htrans_mst[1:0]	0	AHB transfer type

IPUG528-1.1E 285(403)

Signal Name	І/О Туре	Description
hwrite_mst	0	AHB write signal
hsize_mst[2:0]	0	AHB transfer size
hprot_mst[3:0]	Official	AHB protection control
hlock_mst		AHB lock request
hburst_mst[2:0]	release	AHB burst type
hwdata_mst[31:0]	0	AHB write data bus
hrdata_mst[31:0]	I	AHB read data bus
hresp_mst[1:0]	I	AHB transfer response
hready _mst	I	AHB data ready input
hbusreq_mst	0	AHB bus request signal
hgrant_mst	I	AHB bus grant signal

# 31.3 Programming Model

# 31.3.1 Register Summary

ATCDMAC100 Register Summary shows a summary of the ATCDMAC100 registers.

IPUG528-1.1E 286(403)

Table 31-3 ATCDMAC100 Register Summary

Offset	Name	Description					
	ID and revision register						
+0x00	IdRev	ID and revision register					
+oxo4~oxoC	-	Reserved					
		Configuration register					
+0X10	DMACfg	DMAC configuration register					
+0x14~0x1C	-	Reserved					
	G	lobal control registers					
+0X20	DMACtrl	DMAC control register					
+0x24~0x2C	-	Reserved					
	C	hannel status register					
+ox3o	IntStatus	Interrupt status register					
+0x34	ChEN	Channel enable register					
+ох38~ох3с	-	Reserved					
	Ch	annel control registers					
+0x40	ChAbort	Channel abort register					
+0x44 + n*0x14	ChnCtrl	Channel $n$ control register					
+0x48 + n*0x14	ChnSrcAddr	Channel $n$ source address register					
+0x4c + n*0x14	Ch <i>n</i> DstAddr	Channel $n$ destination address register					
+0x50 + n*0x14	ChnTranSize	Channel $n$ transfer size register					
+0x54 + n*0x14	ChnLLPointer	Channel $n$ linked list pointer register					

## 31.3.2 Register Description

The following sections describe ATCDMAC100 registers in detail. The abbreviations for the Type column are summarized below:

RO: Read only

WO: Write only

R/W: Readable and writable

R/W1C: Readable and write 1 to clear

## 31.3.3 ID and Revision Register (Offset 0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

IPUG528-1.1E 287(403)

Table 31-4 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:12	RO	ID number for DMAC	0x01021
RevMajor	11:4	RO	Major revision number	Revision
				dependent
RevMinor	3:0	RO	Minor revision number	Revision
				dependent

# 31.3.4 DMAC Configuration Register (Offset 0x10)

**Table 31-5 DMAC Configuration Register** 

Name	Bit	Туре	Description	Reset
ChainXfr	R	elea	Chain transfer  oxo: chain transfer is not configured  ox1: chain transfer is configured	Configuration dependent
ReqSync	30	RO	DMA request synchronization. The DMA request synchronization should be configured to avoid signal integrity problems when the request signal is not clocked by the system bus clock, which the DMA control logic operates in. If the request synchronization is not configured, the request signal is sampled directly without synchronization.  OXO: request synchronization is not configured OX1: request synchronization is configured	Configuration dependent
Reserved	29:16	-	-	· <del>-</del>
ReqNum	15:10	RO	Request/acknowledge number	Configuration dependent
FIFODepth	9:4	RO	FIFO depth	Configuration dependent
ChannelNum	3:0	RO	Channel number	Configuration dependent

IPUG528-1.1E 288(403)

#### 31.3.5 DMAC Control Register (Offset 0x20)

**Table 31-6 DMAC Control Register** 

Name	Bit Type Description	Reset
Reserved	31:1	-
Reset	o Software reset control. Set this bit to 1 to reset	oxo
	the DMA core and disable all channels.	

#### 31.3.6 Interrupt Status Register (Offset 0x30)

This register contains the terminal count, error, and abort status. The terminal count status of a channel is asserted when the channel encounters the terminal counter event. The error/abort status of a channel is asserted when the channel encounters the error/abort event. There is one bit of status for each channel and the status bit is zero when the corresponding channel is not configured.

**Table 31-7 Interrupt Status Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:24	-	-	-
TC	23:16	R/W1C	The terminal count status of DMA channels, one	oxo
			bit per channel. The terminal count status is	
			asserted when a channel transfer finishes	
			without abort or error event.	
			0x0: channel N has no terminal count status	
			0x1: channel N has terminal count status	
Abort	15:8	R/W1C	The abort status of channel, one bit per channel.	oxo
			The abort status is asserted when a channel	
			transfer is aborted.	
			oxo: channel N has no abort status	
			0x1: channel N has abort status	

IPUG528-1.1E 289(403)

Name	Bit	Туре	Description	Reset
Error	7:0	R/W1C	The error status, one bit per channel. The error	oxo
			status is asserted when a channel transfer	
		Offici	encounters the following error events:	
		)	Bus error	
	(R	elea	Se Unaligned address	
			Unaligned transfer width	
			<ul> <li>Reserved configuration</li> </ul>	
			0x0: channel N has no error status	
			0x1: channel N has error status	

#### 31.3.7 Channel Enable Register (Offset 0x34)

The register shows the DMA channel enable status. The status fields only exist when the corresponding channels are configured. This register is an alias of the Enable fields of all ChnCtrl registers.

**Table 31-8 Channel Enable Register** 

Name	Bit	Туре	Description	Reset
ChEN	N:o	RO	Alias of the Enable field of all $\mathrm{Ch}n\mathrm{Ctrl}$ registers	0x0

## 31.3.8 Channel Abort Register (Offset 0x40)

The register controls the abortion of the DMA channel transfers, one-bit per channel. Write 1 to stop the current transfer of the corresponding channel. The abort bit is automatically cleared by hardware when the corresponding status bit in the interrupt status register is cleared.

**Table 31-9 Channel Abort Register** 

Name	Bit	Туре	Description	Reset
ChAbort	N:o	WO	Write 1 to this field to stop the channel transfer.  The bits can only be set when the corresponding	oxo
			channels are enabled. Otherwise, the writes will be ignored for channels that are not enabled.	

IPUG528-1.1E 290(403)

# 31.3.9 Channel n Control Register (Offset 0x44+n\*0x14)

Table 31-10 Channel n Control Register

Name	Bit	Туре	Description	Reset
SrcReqSelB5	31	R/W	Bit 5 of the source DMA request selection	0x0
DstReqSelB5	30	R/W	Bit 5 of the destination DMA request selection	0x0
Priority	29	R/W	Channel priority level	0x0
			oxo: lower priority	
			0x1: higher priority	
Reserved	28:25	-	-	-
SrcBurstSize	24:22	R/W	Source burst size. This field indicates the	oxo
			number of transfers before DMA channel	
			re-arbitration.	
			Total byte of a burst is SrcBurstSize * SrcWidth.	
			0x0: 1 transfer	
			0x1: 2 transfers	
			0x2: 4 transfers	
			ox3: 8 transfers	
			0x4: 16 transfers	
			0x5: 32 transfers	
			ox6: 64 transfers	
			0x7: 128 transfers	

IPUG528-1.1E 291(403)

Name	Bit	Туре	Description	Reset
SrcWidth	21;20	R/W	Source transfer width	OX2
			oxo: byte transfer	
		Offic	oxa: half-word transfer	
		elea	ox2: word transfer	
	(R		ox3: reserved, setting the field with this value	
			ox1: half-word transfer ox2: word transfer ox3: reserved, setting the field with this value triggers error exception	
DstWidth	19:18	R/W	Destination transfer width.	OX2
			Both the total transfer byte and the total burst	
			bytes should be aligned to the destination	
			transfer width; otherwise the error event will be	
			triggered. For example, destination transfer	
			width should be set as byte transfer if total	
			$transfer\ by te\ is\ not\ aligned\ to\ word\ or\ half-word.$	
			See SrcBurstSize field above for the definition of	
			total burst byte and section 3.12 for the	
			definition of the total transfer bytes.	
			oxo: byte transfer	
			ox1: half-word transfer	
			ox2: word transfer	
			ox3: reserved, set the field as this value triggers	
			error exception	
SrcMode	17	R/W	Source DMA handshake mode	охо
			oxo: normal mode	
			ox1: handshake mode	
DstMode	16	R/W	Destination DMA handshake mode	oxo
			oxo: normal mode	
			ox1: handshake mode	

IPUG528-1.1E 292(403)

Name	Bit	Туре	Description	Reset
SrcAddrCtrl	15:14	R/W	Source address control	oxo
			oxo: increment address	
		)ffic	ox1: decrement address	
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ox2: fixed address	
	(R	elea	ox2: fixed address ox3: reserved, setting the field with this value triggers the error exception	
			triggers the error exception	
DstAddrCtrl	13:12	R/W	Destination address control	oxo
			oxo: increment address	
			ox1: decrement address	
			ox2: fixed address	
			ox3: reserved, setting the field with this value	
			triggers the error exception	
SrcReqSel	11:8	R/W	Bits 4~0 of the source DMA request selection.	oxo
			$\{SrcReqSelB_5, SrcReqSel\}\ select\ the\ request/ack$	
			handshake pair that the source device is	
			connected to.	
DstReqSel	7:4	R/W	Bits 4~0 of the destination DMA request	oxo
			$selection. \ \{DstReqSelB_5, DstReqSel\} \ select \ the$	
			request/ack handshake pair that the destination	
			device is connected to.	
IntAbtMask	3	R/W	Channel abort interrupt mask	oxo
			oxo: allow the abort interrupt to be triggered	
			ox1: disable the abort interrupt	
IntErrMask	2	R/W	Channel error interrupt mask	oxo
			oxo:allow the error interrupt to be triggered	
			ox1: disable the error interrupt	
IntTCMask	1	R/W	Channel terminal count interrupt mask.	oxo
			oxo: allow the terminal count interrupt to be	
		Offic	triggerd Ox1: disable the terminal count interrupt	
Enable	o R	e <sub>R/w</sub> a	Channel enable bit	0x0
			oxo: disable	
			0x1: enable	

IPUG528-1.1E 293(403)

## 31.3.10 Channel n Source Address Register (Offset 0x48+n\*0x14)

Table 31-11 Channel n Source Address Register

Name	Bit	Туре	Description	Reset
SrcAddr	31:0	R/W	Source starting address. When a transfer	oxo
			completes, its value is updated to the ending	
			address + sizeof(SrcWidth).	
			This address must be aligned to the source	
			transfer size; otherwise, an error event will be	
			triggered.	

## 31.3.11 Channel n Destination Address Register (Offset 0x4C+n\*0x14)

Table 31-12 Channel n Destination Address Register

Name	Bit	Туре	Description	Reset
DstAddr	31:0	R/W	Destination starting address. When a transfer	oxo
			completes, its value is updated to the ending	
			address + sizeof(DstWidth).	
			This address must be aligned to the destination	
			transfer size; otherwise the error event will be $$	
			triggered.	

## 31.3.12 Channel n Transfer Size Register (Offset 0x50+n\*0x14)

Table 31-13 Channel n Transfer Size Register

Name	Bit Type Description	Reset
Reserved	31:22OMCIAI	-
TranSize	21:0 R/W Total transfer size from source. The total	oxo
	number of transferred bytes is TranSize *	
	SrcWidth. The value is updated to zero when	
	the DMA transfer is done.	
	If a channel is enabled with zero total transfer	
	size, the error event will be triggered and the	
	transfer will be terminated.	

# 31.3.13 Channel n Linked List Pointer Register (Offset 0x54+n\*0x14)

IPUG528-1.1E 294(403)

Name	Bit	Туре	Description	Reset
LLPointer	31:2	R/W	Pointer to the next block descriptor. The pointer must be word aligned.	охо
Reserved	1:0	-	-	-

**Table 31-14 Channel Linked List Pointer Register** 

# 31.4 Hardware Configuration Options

#### 31.4.1 Number of DMA Channels

Define ATCDMAC100\_CH\_NUM\_n to specify the number of DMA channels, where n=1~8. The following example configures ATCDMAC100 with 4 channels:

`define ATCDMAC100\_CH\_NUM\_4

#### **31.4.2 FIFO Size**

Define ATCDMAC100\_FIFO\_DEPTH\_n to specify the FIFO size as n entries (each entry is 32-bit). n could be 4, 8, 16, and 32. The following example configures the FIFO size as 8 entries:

`define ATCDMAC100\_FIFO\_DEPTH\_8

## 31.4.3 DMA Request/Acknowledge Number

Define ATCDMAC100\_REQ\_ACK\_NUM to specify the number of request/acknowledge pairs for hardware handshaking. The value could be 1 to 32. The following example configures ATCDMAC100 with 8 request/acknowledge pairs.

`define ATCDMAC100\_REQ\_ACK\_NUM 8

## 31.4.4 DMA Request Synchronization Support

Define ATCDMAC100\_REQ\_SYNC\_SUPPORT to add synchronizers at all DMA request input ports. Under this configuration, the DMA requests are allowed to be clocked by different clocks other than the system bus clock.

## 31.4.5 Chain Transfer Support

Define ATCDMAC100\_CHAIN\_TRANSFER\_SUPPORT to support the

IPUG528-1.1E 295(403)

chain transfer.

#### 31.4.6 Address Width

Define ATCDMAC100\_ADDR\_WIDTH\_24 to set the address width to 24-bit. Default address width is 32-bit.

## 31.5 Programming Sequence

#### 31.5.1 Transfer without Chain Transfer

The following sample programming sequence sets up channel 2 for

- Transfer of 32-words
- Source: 32-bit wide system memory
- Destination: fixed address, 32-bit wide device
- 32-tansfer burst
- Hardware handshaking is enabled. Source is connected to pair 1 and destination is connected to pair 2.
- All interrupts are enabled
- Check ChannelNum in the Configuration Register (0x10) bit[3:0] for the existence of channel 2.
- Set Channel Control Registers of channel 2 as Table 31-15 Register Setup Sample for Transfer without Chain Transfer. Ch2Ctrl should be programmed the last since the DMA channel becomes enabled once the register is programmed.
- Wait for the DMA interrupt and check the Interrupt Status Register (0x30).

The following example demonstrates DMA interrupt handling:

- 1. Check Interrupt Status Register (0x30) to determine the cause of the interruption.
- 2. Handle the interrupt accordingly.
- 3. Clear interrupt status by writing 1's to the Interrupt Status Register.

IPUG528-1.1E 296(403)

Table 31-15 Register Setup Sample for Transfer without Chain Transfer

Name	Offset	Value of the co	ntrol register	
Ch2Ctrl	0x44+2*0x14	0x216B2121		
		Field	Value	•
		Priority	0x1	-
		SrcBurstSize	ox5	_
		SreWidth	0x2	_
		DstWidth	0x2	_
		SrcMode	Ox1	_
		DstMode	OX1	_
		SrcAddrCtrl	oxo	_
		DstAddrCtrl	0x2	_
		SrcReqSel	Ox1	_
		DstReqSel	Ox2	_
		IntAbtMask	охо	_
		IntErrMask	oxo	_
		IntTCMask	0x0	_
		Enable	Ox1	_
Ch2SrcAddr	0x48+2*0x14	The source addre	ess	
Ch2DstAddr	0x4c+2*0x14	The destination a	address	
Ch2TranSize	0x50+2*0x14	32		
Ch2LLPointer	0x54+2*0x14	OXO		

### 31.5.2 Chain Transfer

The following sample programming sequence sets up channel 0 for

- Transfer of 128 words split into four 32-word discontinuous data blocks
- Source: 32-bit wide memory
- Destination: fixed address, 32-bit wide device
- 32-transfer burst
- Hardware handshake is disabled
- All interrupts are enabled
- 1. Check ChannelNum in the Configuration Register (0x10) bit[3:0] for the existence of channel 0.
- 2. Create a linked list of block descriptors for the last three data blocks.

IPUG528-1.1E 297(403)

Each block descriptor describes the transfer for the respective 32-word data block.

- Set Channel Control Registers according to Table 16 for the first data block and start the transfer. Ch0Ctrl should be programmed the last since the DMA channel becomes enabled once the register is programmed.
- 4. Wait for the DMA interrupt and check the Interrupt Status Register (0x30).

The following sequence demonstrates DMA interrupt handling for chain transfers:

- 5. Check Interrupt Status Register (0x30) to determine the cause of the interruption.
- 6. Handle the interrupt accordingly.
- 7. Clear interrupt status by writing 1's to the Interrupt Status Register.
- 8. Enable the channel if the interruption type is the terminal count interrupt and the chain transfer has more blocks to transfer (CnLLPointer !=0).

IPUG528-1.1E 298(403)

Table 31-16 Register Setup Sample for Transfer with Chain Transfer

Name	Offset	Value of the co	ontrol register	
ChoCtrl	0x44+0*0x14	0x2168200F		
	Official	Field	Value	
	Release	Priority	Ox1	
	Ticicase	SrcBurstSize	ox5	
		SrcWidth	Ox2	
		DstWidth	Ox2	
		SrcMode	ОхО	
		DstMode	охо	
		SrcAddrCtrl	oxo	
		DstAddrCtrl	Ox2	
		SrcReqSel	Ox1	
		DstReqSel	Ox2	
		IntAbtMask	Ox1	
		IntErrMask	Ox1	
		IntTCMask	Ox1	
		Enable	Ox1	
ChoSrcAddr	0x48+0*0x14	The source addre	ess for the first data blo	ock
ChoDstAddr	0x4c+0*0x14	The destination a	address (fixed)	
ChoTranSize	0x50+0*0x14	32		
ChoLLPointer	0x54+0*0x14	Pointer to the su	bsequent link list desc	riptor in the memory

IPUG528-1.1E 299(403)

32 ATCGPIO100 32.1 Introduction

# 32 ATCGPIO100

## 32.1 Introduction

## 32.1.1 Description

The ATCGPIO100 is a general purpose I/O (GPIO) controller which supports up to 32 channels with independently programmable input/output control.

#### 32.1.2 Features

- Compliant with AMBA™ 2 APB protocol specification
- Up to 32 independent I/O channels
- Support of programmable pull-up/pull-down for each channel
- Support of programmable de-bounce function for each input channel
- Each input channel can be programmed as an interrupt input source
- The interrupt source could be level or edge triggered.

# 32.1.3 Block Diagram

IPUG528-1.1E 300(403)

32 ATCGPIO100 32.2 Signal Description




Figure 32-1 ATCGPIO100 Block Diagram


## 32.1.4 Function Description

The ATCGPIO100 controller provides up to 32 independent GPIO channels. Each channel can be individually programmed to be an input or an output port. As an input port, the controller samples the input signal and could generate an interrupt. As an output port, the controller could drive the output signal with pull-up/pull-down.

This controller also provides the de-bounce function, which filters out the glitches for input channels. The function can be enabled individually for each channel. The de-bounce duration is programmable as well.

# 32.2 Signal Description

Figure 32-2 ATCGPIO100 Pin Connection Diagram



IPUG528-1.1E 301(403)

Table 32-1 ATCGPIO100 Pin Description

Name	Туре	Source/Dest	Description
System signals	·		
extclk	Input	Clock generator	External de-bouncing clock source. The clock source must
			be at least 4x slower than pclk.
gpio_intr	Output	Interrupt controller	ATCGPIO100 interrupt signal
APB signals	·		
pclk	Input	APB	APB clock, used to time all the bus transfers
presetn	Input	APB	APB reset signal (Active-Low)
psel	Input	APB	APB select signal
			When set to 1, this signal indicates that the slave device
			has been selected by the APB bridge and that a data
			transfer is required.
penable	Input	APB	APB enable signal
pwrite	Input	APB	APB transfer direction signal
	·		
Name	Туре	Source/Dest	Description
	·		This signal indicates a write access when high and a read
			access when low.
paddr[7:0]	Input	APB	APB address bus
prdata[31:0]	Output	APB	APB read data bus
pwdata[31:0]	Rele	a <sub>PB</sub> e	APB write data bus
GPIO signals			
gpio_in[N:0]	Input	PAD	GPIO input data
gpio_oe[N:o]	Output	PAD	GPIO output data enable signal. Active high
gpio_out[N:0]	Output	PAD	GPIO output data
gpio_pullup[N:0]	Output	PAD	GPIO output pull-up enable signal
gpio_pulldown[N:0]	Output	PAD	GPIO output pull-down enable signal

#### Note

# 32.3 Programming Model

# 32.3.1 Summary of Registers

Table 32-2 ATCGPIO100 Register Summary shows a summary of the ATCGPIO100 registers. Pull control registers, interrupt control registers and de-bounce control registers only exist when the corresponding option is configured.

IPUG528-1.1E 302(403)

<sup>\*</sup> N = ATCGPIO100\_GPIO\_NUM - 1

Table 32-2 ATCGPIO100 Register Summary

Offset	Name	Description
		ID and Revision Register
+0x00	IdRev	ID and revision register
+oxo4~oxoC	-	Reserved
		Configuration Register
+0x10	Cfg	Configuration register
+0x14~0x1C	-	Reserved
		Channel Control Registers
+0x20	DataIn	Channel data-in register
+0x24	DataOut	Channel data-out register
+0x28	ChannelDir	Channel direction register
+ox2C	DoutClear	Channel data-out clear register
+ox3o	DoutSet	Channel data-out set register
+0x34~0x3C	-	Reserved
		Pull Control Registers
+0x40	PullEn	Pull enable register
+0x44	PullType	Pull type register
+0x48~0x4C	-	Reserved
		Interrupt Control Registers
+0x50	IntrEn	Interrupt enable register
Offset	Name	Description
+0x54	IntrMode0	Interrupt mode register (0~7)
+ox58	IntrMode1	Interrupt mode register (8~15)
+ox5C	IntrMode2	Interrupt mode register (16~23)
+ox6o	IntrMode3	Interrupt mode register (24~31)
+ox64	IntrStatus	Interrupt status register
+0x68~0x6C	-	Reserved
		De-bounce control registers
+0x70	DeBounceEn	De-bounce enable register
+0x74	DeBounceCtrl	De-bounce control register
+0x78~0x7C	_	Reserved

IPUG528-1.1E 303(403)

# 32.3.2 Register Description

The abbreviations for the Type column are summarized below.

RO: read only

R/W: readable and writable

W1C: write 1 to clear

WO: write only (read as zero)

# 32.3.3 ID and Revision Register (Offset 0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

**Table 32-3 and Revision Register** 

Name	Bit	Туре	Description	Reset
ID	31:8	RO	ID number for ATCGPIO100	0x020310
RevMajor	7:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

## 32.3.4 Configuration Register (Offset 0x10)

**Table 32-4 Configuration Register** 

Name	Bit	Туре	Description	Reset
Pull	31	RO	Pull option	Configuration dependent
			oxo: Pull option is not configured	
			0x 1: Pull option is configured	
Intr	30	RO	Interrupt option	Configuration dependent
			ox o: interrupt option is not configured	
			0x 1: interrupt option is configured	
Debounce	29	RO	De-bounce option	Configuration dependent
			ox o: de-bounce option is not configured	
			0x 1: de-bounce option is configured	
-	28:6	-	Reserved	-
ChannelNum	5:0	RO	Number of channels	Configuration dependent

IPUG528-1.1E 304(403)

## 32.3.5 Channel Data-In Register (Offset 0x20)

**Table 32-5 Channel Data-In Register** 

Name	Bit Type Description	Reset
DataIn	N:o RO Channel data input register	oxo

## 32.3.6 Channel Data-Out Register (Offset 0x24)

**Table 32-6 Channel Data-Out Register** 

Name	Bit	Туре	Description	Reset
DataOut	N:o	R/W	GPIO data output	охо

## 32.3.7 Channel Direction Register (Offset 0x28)

**Table 32-7 Channel Direction Register** 

Name	Bit	Туре	Description	Reset
ChannelDir	N:o	R/W	GPIO channel direction	0x0
			oxo: input	
			Ox1: output	

## 32.3.8 Channel Data-Out Clear Register (Offset 0x2C)

Table 32-8 Channel Data-Out Clear Register

Name	Bit	Туре	Description	Reset
DoutClear	N:o	WO	GPIO data-out clear; write 1 to clear the	oxo
			corresponding output channels.	

## 32.3.9 Channel Data-Out Set Register (Offset 0x30)

Table 32-9 Channel Data-Out Set Register

Name	Bit Type Description	Reset
DoutSet	N:0 WO GPIO data-out set; write 1 to set the	oxo
	Releasorresponding output channels.	

## 32.3.10 Pull Enable Register (Offset 0x40)

IPUG528-1.1E 305(403)

Table 32-10 Pull Enable Register

Name	Bit	Туре	Description	Reset
PullEn	N:o	R/W	GPIO pull enable; write 1 to enable	0x0
			pull-up/pull-down of the corresponding	
			channels.	

## 32.3.11 Pull Type Register (Offset 0x44)

Table 32-11 Pull Type Register

Name	Bit	Туре	Description	Reset
PullType	N:o	R/W	GPIO pull control	oxo
			oxo: pull-up	
			0x1: pull-down	

## 32.3.12 Interrupt Enable Register (Offset 0x50)

**Table 32-12 Interrupt Enable Register** 

Name	Bit	Туре	Description	Reset
IntEn	N:o	R/W	GPIO interrupt enable; write 1 to enable	0x0
			interrupts of the corresponding channels. $ \\$	

## 32.3.13 Interrupt Mode Register (Offset 0x54, 0x58, 0x5C, 0x60):

Table 32-13 Channel (0~7) Interrupt Mode Register (0x54) -

Table 32-16 Channel (24~31) Interrupt Mode Register (0x60) describe the interrupt trigger mode of the corresponding GPIO channel. See the Ch0IntrM field for the mode encodings. The field becomes reserved if the channel does not exist.

IPUG528-1.1E 306(403)

Table 32-13 Channel (0~7) Interrupt Mode Register (0x54)

Name	Bit	Туре	Description	Reset
-	31	-	Reserved	-
Ch7IntrM	30:28	R/W	Channel 7 interrupt mode	oxo
-	<b>2</b> 7	-	Reserved	-
Ch6IntrM	26:24	R/W	Channel 6 interrupt mode	0x0
-	23	-	Reserved	-
Ch5IntrM	22:20	R/W	Channel 5 interrupt mode	oxo
-	19	-	Reserved	-
Ch4IntrM	18:16	R/W	Channel 4 interrupt mode	oxo
-	15	-	Reserved	-
Ch3IntrM	14:12	R/W	Channel 3 interrupt mode	0x0
-	11	-	Reserved	-
Ch2IntrM	10:8	R/W	Channel 2 interrupt mode	oxo
-	7	-	Reserved	-
Ch1IntrM	6:4	R/W	Channel 1 interrupt mode	0x0
-	3	-	Reserved	-
ChoIntrM	2:0	R/W	Channel 0 interrupt mode	0x0
			oxo: No operation	
			0x2: High-level	
			ox3: Low-level	
			0x5: Negative-edge	
			ox6: Positive-edge	
			0x7: Dual-edge	
			0x1, 0x4: Reserved	

IPUG528-1.1E 307(403)

32 ATCGPIO100 32.3 Programming Model

Table 32-14 Channel (8~15) Interrupt Mode Register (0x58)

Name	Bit	Туре	Description	Reset
-	31	-	Reserved	-
Ch15IntrM	30:28	R/W	Channel 15 interrupt mode	oxo
-	27		Reserved	
Ch14IntrM	26:24	R/W	Channel 14 interrupt mode	oxo
-	23	-	Reserved	-
Ch13IntrM	22:20	R/W	Channel 13 interrupt mode	oxo
-	19	-	Reserved	<u>-</u>
Ch12IntrM	18:16	R/W	Channel 12 interrupt mode	oxo
-	15	-	Reserved	
Ch11IntrM	14:12	R/W	Channel 11 interrupt mode	oxo
-	11	-	Reserved	-
Ch10IntrM	10:8	R/W	Channel 10 interrupt mode	oxo
-	7	-	Reserved	-
Ch9IntrM	6:4	R/W	Channel 9 interrupt mode	oxo
-	3	-	Reserved	-
Ch8IntrM	2:0	R/W	Channel 8 interrupt mode	0x0

Table 32-15 Channel (16~23) Interrupt Mode Register (0x5C)

Name	Bit	Туре	Description	Reset
-	31	-	Reserved	-
Ch23IntrM	30:28	R/W	Channel 23 interrupt mode	oxo
-	<b>2</b> 7	-	Reserved	-
Ch22IntrM	26:24	R/W	Channel 22 interrupt mode	oxo
-	23	-	Reserved	-
Ch21IntrM	22:20	R/W	Channel 21 interrupt mode	oxo
-	19	-	Reserved	-
Ch20IntrM	18:16	R/W	Channel 20 interrupt mode	oxo

IPUG528-1.1E 308(403)

Name	Bit	Туре	Description	Reset
-	15	-	Reserved	-
Ch19IntrM	14:12	R/W	Channel 19 interrupt mode	oxo
-	11	ffic	Reserved	
Ch18IntrM	10:8	R/W	GPIO channel 18 interrupt mode	охо
-	7	cica	Reserved	-
Ch17IntrM	6:4	R/W	Channel 17 interrupt mode	oxo
-	3	-	Reserved	-
Ch16IntrM	2:0	R/W	Channel 16 interrupt mode	oxo

Table 32-16 Channel (24~31) Interrupt Mode Register (0x60)

Name	Bit	Туре	Description	Reset
-	31	-	Reserved	-
Ch31IntrM	30:28	R/W	Channel 31 interrupt mode	oxo
-	27	-	Reserved	-
Ch3oIntrM	26:24	R/W	Channel 30 interrupt mode	oxo
-	23	-	Reserved	-
Ch29IntrM	22:20	R/W	Channel 29 interrupt mode	oxo
-	19	-	Reserved	-
Ch28IntrM	18:16	R/W	Channel 28 interrupt mode	0x0
-	15	-	Reserved	-
Ch27IntrM	14:12	R/W	Channel 27 interrupt mode	oxo
-	11	-	Reserved	-
Ch26IntrM	10:8	R/W	GPIO channel 26 interrupt mode	oxo
-	7	-	Reserved	-
Ch25IntrM	6:4	R/W	Channel 25 interrupt mode	OxO
-	3	-	Reserved	-
Ch24IntrM	2:0	R/W	Channel 24 interrupt mode	oxo

IPUG528-1.1E 309(403)

# 32.3.14 Channel Interrupt Status Register (Offset 0x64):

Table 32-17 Channel Interrupt Status Register

Name	Bit Type Description	Reset
IntrStatus	N:0 R/W1C The interrupt status of the corresponding	oxo
	Release oxo: No interrupt	
	0x1: Interrupt	

### De-bounce Enable Register (Offset 0x70):

Table 32-18 De-bounce Enable Register

Name	Bit	Туре	Description	Reset
DeBounceEn	N:o	R/W	Data-in de-bounce enable; write 1 to enable	oxo
			$\mbox{de-bouncing}$ of the corresponding channels.	

#### De-bounce Control Register (Offset 0x74):

Table 32-19 De-bounce Control Register

Name	Bit	Туре	Description	Reset
DBClkSel	31	R/W	GPIO de-bounce clock source selection. Select	0x0
			pclk (the faster clock) as the de-bounce clock	
			source would shorten the de-bounce latency.	
			oxo: extelk	
			ox1: pelk	
-	30:8	-	Reserved	-
DBPreScale	7:0	R/W	GPIO pre-scale base, to scale the de-bounce	0x0
			clock source before it is used as the actual	
			de-bounce clock. The de-bounce period would be	e
			multiplied by (DBPreScale+1); e.g., setting	
			DBPreScale to 3 would filter out pulses which	
			are less than 4 de-bounce clock period.	

IPUG528-1.1E 310(403)

# 32.4 Hardware Configuration Options

#### 32.4.1 GPIO Channel Number

Define ATCGPIO100\_GPIO\_NUM to specify the number of GPIO channels. The value ranges from 1 to 32. The following shows an example to define 16 GPIO channels.

`define ATCGPIO100\_GPIO\_NUM 16

## 32.4.2 Pull Support

Define ATCGPIO100\_PULL\_SUPPORT to support the GPIO pull-up/pull-down.

#### 32.4.3 Interrupt

Define ATCGPIO100\_INTR\_SUPPORT to support the interrupt.

#### 32.4.4 De-bounce

Define ATCGPIO100\_DEBOUNCE\_SUPPORT to support the de-bounce function.

# 32.5 Programming Sequence

## 32.5.1 Output Channel Programming

The following shows an example to program channel 0 as an output port.

- Set the channel direction register (0x28) bit[0] to 1.
- To drive 1 as the output value:
- Set the channel data-out register (0x24) bit[0] to 1, or
- Set the channel data-out set register (0x30) bit[0] to 1.
- To drive 0 as the output value:
- Set the channel data-out register (0x24) bit[0] to 0, or
- Set the channel data-out clear register (0x2c) bit[0] to 1.

## 32.5.2 Input Channel Programming

The following shows an example to program channel 0 as an input port.

IPUG528-1.1E 311(403)

## 32.5.3 Basic Input Channel

- Set the channel direction register (0x28) bit[0] to 0.
- Read the channel data-in register (0x20) bit[0] to get the input value.

#### 32.5.4 Input Channel with Additional Functions

- Check the configuration register for pull, de-bounce, and interrupt support.
- Set the pull control registers if the pull function is supported.
- Set the pull type.
- Set the pull type register (0x44) bit[0] to 0 to select the pull-up type, or
- Set the pull type register (0x44) bit[0] to 1 to select the pull-down type.
- Set the pull enable register (0x40) bit[0] to 1 to enable pull.
- Set the de-bounce registers if the de-bounce function is supported.
- Set the de-bounce control register (0x74) bit[31] to 1 to select the external clock as the de-bounce clock source.
- Set the de-bounce control register (0x74) bit [7:0] to 0x3 to filter out the glitches which are shorter than 4 de-bounce clock periods.
- Set the de-bounce enable register (0x70) bit[0] to 1 to enable de-bounce.
- Set the interrupt registers if the interrupt function is supported.
- Set channel (0~7) interrupt mode register (ox54) bit [2:0]. See Channel n Linked List Pointer Register (Offset 0x54+n\*0x14) for the interrupt mode setting.
- Set the interrupt enable register (0x50) bit[0] to 1 to enable interrupt.
- Set the channel direction register (0x28) bit[0] to 0.
- Check the interrupt status when the interrupt function is supported and enabled.
- Once a GPIO interrupt occurs, check the interrupt status register (ox64) bit[0], or
- Poll the interrupt status register (ox64) bit[0] directly.

IPUG528-1.1E 312(403)

33 ATCIIC100 33.1 Introduction

# 33 ATCIIC100

## 33.1 Introduction

The ATCIIC100 controller is an I2C (Inter-Integrated Circuit) master/slave controller.

#### **33.1.1 Features**

- Supports AMBA 2.0 APB bus
- Supports Standard-mode (100 Kb/s), Fast-mode (400 Kb/s) and Fast-mode Plus (1 Mb/s) protocols
- Programmable Master/Slave mode
- Supports 7-bit and 10-bit addressing mode
- Supports general call address
- Auto clock stretching
- Programmable clock/data timing
- Supports direct memory access (DMA)

IPUG528-1.1E 313(403)

33 ATCIIC100 33.1 Introduction

#### 33.1.2 Block Diagram

APB Bus

Register
File

Control logics/
State machines

SDA input
SCL input
SDA output
SCL output

DMA acknowledge

DMA request

Figure 33-1 ATCIIC100 Block Diagram

The ATCIIC100 controller can act as either an I<sup>2</sup>C master device or an I<sup>2</sup>C slave device, depending on the control register settings.

#### 33.1.3 I<sup>2</sup>C Master

As an I<sup>2</sup>C master, the controller provides an efficient way to initiate I<sup>2</sup>C transactions. Every transaction can be delineated by four phases: Start, Address, Data and Stop. At the Start phase, a START condition is generated. At the Address phase, an address is sent. At the Data phase, one or more data bytes are transferred. At the Stop phase, a STOP condition is generated. The existence of each phase can be controlled independently.

#### 33.1.4 I<sup>2</sup>C Slave

As an I<sup>2</sup>C slave, the controller is addressed when the address byte of an I<sup>2</sup>C transaction matches the Address Register. An Address Hit interrupt can be generated for the software to prepare for the subsequent operations.

#### 33.1.5 General Call Address

The General Call Address is a special address to address all slave devices on the I<sup>2</sup>C-bus. The ATCIIC100 controller at the slave mode will respond with an ACK to the general call address and set the GenCall field of the Status Register.

IPUG528-1.1E 314(403)

33.2 Signal Description

#### 33.1.6 Auto Clock Stretch

The ATCIIC100 can automatically pause bus transactions by stretching clocks on the I<sup>2</sup>C-bus when the software is not ready for the next byte of data or when the FIFO is full. Auto Clock Stretch is supported at both the master mode and the slave mode.

#### **33.1.7 Auto-ACK**

With Auto-ACK, the ATCIIC100 automatically generates proper acknowledgements for each byte received. Every received byte will be responded with an ACK, except for the last byte, which should be responded with a NACK according to the I<sup>2</sup>C-bus protocol. On the other hand, if the software needs to determine each byte's acknowledgement status, Auto-ACK can be turned off by enabling the Byte Receive Interrupt.

## 33.1.8 Timing Parameter Multiplier

ATCIIC100 provides an I<sup>2</sup>C Timing Parameter Multiplier Register (TPM), which enables ATCIIC100 to meet the I<sup>2</sup>C-bus timing requirement while running under a relatively faster APB clock frequency. The actual values of all timing parameters in the Setup Register are multiplied by (TPM+1). Please see Timing Parameter Multiplierfor how to determine the multiplier value.

# 33.2 Signal Description

Table 33-1 ATCIIC100 Signal Descriptionshows the input/output (I/O) signal description of ATCIIC100.

IPUG528-1.1E 315(403)

33 ATCIIC100

Table 33-1 ATCIIC100 Signal Description

Name	I/O Type	Description
AMBA APB signals		
pclk	I	AMBA APB clock
presetn	I	AMBA APB reset signal; active low
psel	I	AMBA APB slave select signal from the APB decoder
penable	I	AMBA APB enable signal
pwrite	I	AMBA APB transfer direction signal
		This signal indicates a write access when driven as HIGH and a read
		access when driven as LOW
paddr[5:2]	I	AMBA APB address bus
prdata[31:0]	О	AMBA APB read data bus
pwdata[31:0]	I	AMBA APB write data bus
I <sup>2</sup> C controller signal	ls	
i2c_int	О	Interrupt signal
i2c_req	О	DMA request
i2c_ack	I	DMA acknowledge
sda_o	0	I <sup>2</sup> C serial data output
scl_o	0	I <sup>2</sup> C serial clock output
sda_i	I	I <sup>2</sup> C serial data input
scl_i	I	I <sup>2</sup> C serial clock input

# 33.3 Programming Model

# 33.3.1 Summary of Registers

Table 33-2 ATCIIC100 Registers Summary shows the summary of ATCIIC100 registers.

IPUG528-1.1E 316(403)

Table 33-2 ATCIIC100 Registers Summary

Offset	Name	Description
+0x00	IdRev	ID and Revision Register
+0x04 ~ +0x0C	-	Reserved
+0x10	Cfg	Configuration Register
+0x14	IntEn	Interrupt Enable Register
+0x18	Status	Status Register
+ox1C	Addr	Address Register
+0x20	Data	Data Register
+0x24	Ctrl	Control Register
+ox28	Cmd	Command Register
+ox2C	Setup	Setup Register
+0x30	TPM	I <sup>2</sup> C Timing Parameter Multiplier Register

The following sections describe ATCIIC100 registers in detail. Registers may have different behavior when the controller is at the master mode or the slave mode. The behaviors will be described separately.

The abbreviations for the Type column are summarized below:

RO: read only

WO: write only

R/W: readable and writable

R/W1C: readable and write 1 to clear

## 33.3.2 ID and Revision Register

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent.

Table 33-3 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:8	RO	ID number for ATCIIC100	0x020210
RevMajor	7:4	RO	Major revision number	Revision
				Dependent
RevMinor	3:0	RO	Minor revision number	Revision
				Dependent

IPUG528-1.1E 317(403)

# 33.3.3 Configuration Register

The Configuration Register keeps the size of data FIFO.

**Table 33-4 Configuration Register** 

Name	Bit 📮	Туре	Description	Reset
Reserved	31:2	-		-
FIFOSize	1:0	RO	FIFO size:	Configuration
			o: 2 bytes	Dependent
			1: 4 bytes	
			2: 8 bytes	
			3: 16 bytes	

# 33.3.4 Interrupt Enable Register

The Interrupt Enable Register can enable or disable interrupts.

**Table 33-5 Interrupt Enable Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:10	-	-	-
Cmpl	9	R/W	Set to enable the Completion Interrupt.	oxo
			Master: interrupts when a transaction is issued from this	
			master and completed without losing the bus arbitration.	
			Slave: interrupts when a transaction addressing the	
			controller is completed.	
ByteRecv	8	R/W	Set to enable the Byte Receive Interrupt.	oxo
			Interrupts when a byte of data is received	
			Auto-ACK will be disabled if this interrupt is enabled, that	
			is, the software needs to ACK/NACK the received byte	
			manually.	

IPUG528-1.1E 318(403)

Name	Bit	Туре	Description	Reset
ByteTrans	7	R/W	Set to enable the Byte Transmit Interrupt.	oxo
			Interrupts when a byte of data is transmitted.	
Start	6	R/W	Set to enable the START Condition Interrupt.	oxo
			Interrupts when a START condition/repeated START	
	- (F	Relea	condition is detected.	
Stop	5	R/W	Set to enable the STOP Condition Interrupt.	oxo
			Interrupts when a STOP condition is detected.	
ArbLose	4	R/W	Set to enable the Arbitration Lose Interrupt.	oxo
			Master: interrupts when the controller loses the bus	
			arbitration	
			Slave: not available in this mode	
AddrHit	3	R/W	Set to enable the Address Hit Interrupt.	oxo
			Master: interrupts when the addressed slave returned an	
			ACK.	
			Slave: interrupts when the controller is addressed.	
FIFOHalf	2	R/W	Set to enable the FIFO Half Interrupt.	oxo
			Receiver: Interrupts when the FIFO is half-full, i.e. there	
			is $>= 1/2$ entries in the FIFO.	
			Transmitter: Interrupts when the FIFO is half-empty, i.e.	
			there is $\leq 1/2$ entries in the FIFO.	
			This interrupt depends on the transaction direction; don't	
			enable this interrupt unless the transfer direction is	
			determined, otherwise unintended interrupts may be	
			triggered.	
FIFOFull	1	R/W	Set to enable the FIFO Full Interrupt.	oxo
			Interrupts when the FIFO is full.	
FIFOEmpty	0	R/W	Set to enable the FIFO Empty Interrupt.	oxo
			Interrupts when the FIFO is empty.	

# 33.3.5 Status Register

The Status Register keeps the interrupt status and  $I^2C$ -bus status.

IPUG528-1.1E 319(403)

Table 33-6 Status Register

Name	Bit	Type	Description	Reset
Reserved	31:15	-		-
LineSDA	14	RO	Indicates the current status of the SDA line on the bus.	SDA line
			1: High	status
			o: Low	
LineSCL	13	RO	Indicates the current status of the SCL line on the bus.	SCL line
			1: High	status
			o: Low	
GenCall	12	RO	Indicates that the address of the current transaction is a	0x0
			general call address.	
			This status is only valid in slave mode.	
			1: General call	
			o: Not general call	
BusBusy	11	RO	Indicates that the bus is busy.	0x0
			The bus is busy when a START condition is on bus and it	
			ends when a STOP condition is seen on bus.	
			1: Busy	
			o: Not busy	
ACK	10	RO	Indicates the type of the last received/transmitted	OxO
			acknowledgement bit.	
			1: ACK	
			o: NACK	

IPUG528-1.1E 320(403)

Bit	Туре	Description	Reset
9	R/W1C	Transaction Completion	oxo
		Master: Indicates that a transaction has been issued	
	Offic	from this master and completed without losing the bus arbitration.	
(F	Relea	Slave: Indicates that a transaction addressing the	
		controller has been completed. This status bit must be	
		cleared to receive the next transaction; otherwise, the	
		next incoming transaction will be blocked.	
8	R/W1C	Indicates that a byte of data has been received.	oxo
7	R/W1C	Indicates that a byte of data has been transmitted.	oxo
6	R/W1C	Indicates that a START Condition or a repeated START	oxo
		condition has been transmitted/received.	
5	R/W1C	Indicates that a STOP Condition has been	oxo
		transmitted/received.	
4	R/W1C	Indicates that the controller has lost the bus arbitration	oxo
		(master mode only).	
3	R/W1C	Master: indicates that a slave has responded to the	oxo
		transaction.	
		Slave: indicates that a transaction is targeting the	
		controller (including the General Call).	
2	RO	Transmitter: Indicates that the FIFO is half-empty.	oxo
		Receiver: Indicates that the FIFO is half-full.	
1	RO	Indicates that the FIFO is full.	oxo
o	RO	Indicates that the FIFO is empty.	OX1
	9 8 7 6 5 4 3	9 R/W1C  Office Relea  8 R/W1C  7 R/W1C  6 R/W1C  4 R/W1C  3 R/W1C  2 RO  1 RO	9 R/W1C Transaction Completion Master: Indicates that a transaction has been issued from this master and completed without losing the bus arbitration.  Releast Indicates that a transaction addressing the controller has been completed. This status bit must be cleared to receive the next transaction; otherwise, the next incoming transaction will be blocked.  8 R/W1C Indicates that a byte of data has been received.  7 R/W1C Indicates that a byte of data has been transmitted.  6 R/W1C Indicates that a START Condition or a repeated START condition has been transmitted/received.  5 R/W1C Indicates that a STOP Condition has been transmitted/received.  4 R/W1C Indicates that the controller has lost the bus arbitration (master mode only).  8 R/W1C Master: indicates that a slave has responded to the transaction. Slave: indicates that a transaction is targeting the controller (including the General Call).  2 RO Transmitter: Indicates that the FIFO is half-empty. Receiver: Indicates that the FIFO is half-full.

# 33.3.6 Address Register

The Address Register keeps the slave address. When programmed as a master, it is the target slave address for the next transaction. When programmed as a slave, it is the controller's address on the bus.

IPUG528-1.1E 321(403)

**Table 33-7 Address Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:10	-	-	-
Addr	9:0	R/W	The slave address.	oxo
			For 7-bit addressing mode, the most significant 3 bits are	
			ignored and only the least-significant 7 bits of Addr are	
			valid.	

# 33.3.7 Data Register

The Data Register is the data access port for the FIFO.

Table 33-8 Data Register

Name	Bit	Туре	Description	Reset
Reserved	31:8	-	-	-
Data	7:0	R/W	Write this register to put one byte of data to the FIFO.	0x0
			Read this register to get one byte of data from the FIFO.	

# 33.3.8 Control Register

The Control Register controls a transaction's phase choices and records the progress of Data phase.

IPUG528-1.1E 322(403)

**Table 33-9 Control Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:13	-	-	-
Phase_start	12	R/W	Enable this bit to send a START condition at the	Ox1
			beginning of transaction.	
			Master mode only.	
Phase_addr	11	R/W	Enable this bit to send the address after START condition.	Ox1
			Master mode only.	
Phase_data	10	R/W	Enable this bit to send the data after Address phase.	Ox1
			Master mode only.	
Phase_stop	9	R/W	Enable this bit to send a STOP condition at the end of a	Ox1
		•	transaction.	
			Master mode only.	
Dir	8	R/W	Transaction direction	oxo
		•	Master: Set this bit to determine the direction for the next	
			transaction.	
			o: Transmitter	
			1: Receiver	
			Slave: The direction of the last received transaction.	
			o: Receiver	
			1: Transmitter	
taCnt	7:0	R/W	Data counts in bytes.	oxo
	7.5		Master: The number of bytes to transmit/receive. o means	
		ffic	256 bytes. DataCnt will be decreased by one for each byte	
		IIIC	256 bytes. DataCnt will be decreased by one for each byte transmitted/received.  Slave: the meaning of DataCnt depends on the DMA	
	(Re	elea	Slave: the meaning of DataCnt depends on the DMA	
			mode:	
			If DMA is not enabled, DataCnt is the number of bytes	
			transmitted/received from the bus master. It is reset to o	
			when the controller is addressed and then increased by	
			one for each byte of data transmitted/received.  If DMA is enabled, DataCnt is the number of bytes to	
			transmit/receive. It will not be reset to 0 when the slave is	
			addressed and it will be decreased by one for each byte of	

IPUG528-1.1E 323(403)

# 33.3.9 Command Register

**Table 33-10 Command Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:3	-	-	-
CMD	2:0	R/W	Write this register with the following values to perform	oxo
			the corresponding actions:	
			0x0: no action	
			0x1: issue a data transaction (Master only)	
			0x2: respond with an ACK to the received byte	
			0x3: respond with a NACK to the received byte	
			0x4: clear the FIFO	
			0x5: reset the I <sup>2</sup> C controller (abort current transaction, set	
			the SDA and SCL line to the open-drain mode, reset the $$	
			Status Register and the Interrupt Enable Register, and	
			empty the FIFO)	
			When issuing a data transaction by writing 0x1 to this	
		Offic	register, the CMD field stays at 0x1 for the duration of the	
			entire transaction, and it is only cleared to 0x0 after when	
	(P	Relea	the transaction has completed or when the controller loses	;
			the arbitration.	
			Note: No transaction will be issued by the controller when	
			all phases (Start, Address, Data and Stop) are disabled.	

# 33.3.10 Setup Register

The Setup Register keeps the programmable configurations and the  $\mbox{\sc I}^2\mbox{\sc C-bus timing parameters}.$ 

For detail timing settings, see Timing Setup Guide Timing Setup Guide.

IPUG528-1.1E 324(403)

**Table 33-11 Controller Setting Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:29	-	-	-
T_SUDAT	28:24	R/W	T_SUDAT defines the data setup time before releasing	0x5
			the SCL.	
			Setup time = $(2 * t_{pclk}) + (2 + T_SP + T_SUDAT) * t_{pclk} * (TPM+1)$	
			$t_{pclk} =  ext{PCLK period}$	
			TPM = The multiplier value in Timing Parameter	
			Multiplier Register	
T_SP	23:21	R/W	T_SP defines the pulse width of spikes that must be	0x1
			suppressed by the input filter.	
			Pulse width = $T_SP * t_{pclk} * (TPM+1)$	
T_HDDAT	20:16	R/W	T_HDDAT defines the data hold time after SCL goes	0x5
			LOW	
			$\label{eq:hold time} \text{Hold time} = (2 * t_{pclk}) + (2 + T\_SP + T\_HDDAT) * t_{pclk} *$	
			(TPM+1)	

IPUG528-1.1E 325(403)

Name	Bit	Туре	Description	Reset
Reserved	15:14	-	-	-
T_SCLRatio	13	R/W	The LOW period of the generated SCL clock is defined by	OX1
		Offic	the combination of T_SCLRatio and T_SCLHi values.	
		J111C	When T_SCLRatio = 0, the LOW period is equal to	
	(P	kelea	HIGH period. When T_SCLRatio = 1, the LOW period is	
			roughly two times of HIGH period.	
			$SCL \ LOW \ period = (2 * t_{pelk}) + (2 + T\_SP + T\_SCLHi *$	
			ratio) * t <sub>pclk</sub> * (TPM+1)	
			1: ratio = 2	
			o: <i>ratio</i> = 1	
			This field is only valid when the controller is in the	
			master mode.	
T_SCLHi	12:4	R/W	The HIGH period of generated SCL clock is defined by	0X10
			T_SCLHi.	
			SCL HIGH period = $(2 * t_{pclk}) + (2 + T_SP + T_SCLHi) * t_{pclk} * (TPM+1)$	
			The T_SCLHi value must be greater than T_SP and	
			T_HDDAT values.	
			This field is only valid when the controller is in the	
			master mode.	
DMAEn	3	R/W	Enable the direct memory access mode data transfer.	oxo
			1: Enable	
			o: Disable	
Master	2	R/W	Configure this device as a master or a slave.	oxo
			1: Master mode	
			o: Slave mode	
Addressing	1	R/W	I <sup>2</sup> C addressing mode:	oxo
			1: 10-bit addressing mode	
			o: 7-bit addressing mode	
IICEn	0	R/W	Enable the ATCIIC100 I <sup>2</sup> C controller.	oxo
		-	1: Enable	
			o: Disable	
		)ttic	O. Pisable	

IPUG528-1.1E 326(403)

33.4 RTL Configuration

## 33.3.11 Timing Parameter Multiplier Register

The Timing Parameter Multiplier Register holds a multiplier value that enlarges the I<sup>2</sup>C-bus timing parameters defined in the Setup Register. The multiplier number helps the controller to meet timing requirements of the I<sup>2</sup>C-bus interface when the controller is operating at a higher APB frequency. Please see Timing Parameter Multiplier for the procedures to compute its value.

A multiplication value for I2C timing parameters. All the timing parameters in the Setup Register are multiplied by

	Bit	Туре	Description	Reset
ł	31:5	-	-	-

**Table 33-12 Timing Parameter Multiplier Register** 

(TPM+1).

# 33.4 RTL Configuration

4:0

R/W

#### 33.4.1 Data FIFO Size

Name

Reserved

TPM

The ATCIIC100 controller uses a FIFO as buffer to the I<sup>2</sup>C-bus. The data to be transmitted or received are stored in the FIFO. Define ATCIIC100\_FIFO\_DEPTH\_n to configure an n-byte

FIFO, where n is the number 2, 4, 8 or 16.

## 33.5 Programming Sequence

## 33.5.1 Timing Setup Guide

Before enabling the ATCIIC100 controller, you must:

- Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register
- 10. Setup the I<sup>2</sup>C-bus timing parameters1 by programming the Setup Register

As an I<sup>2</sup>C slave, the spike suppression width, the data setup time and the data hold time must be programmed properly according to the APB clock frequency and the speed of the I<sup>2</sup>C-bus. As an I<sup>2</sup>C master, the I<sup>2</sup>C-bus clock frequency must be programmed as well.

IPUG528-1.1E 327(403)

By default, the I<sup>2</sup>C-bus interface timings are specified by timing parameters in the Setup Register in units of APB clock cycles. Since the bit widths of timing parameters are limited, if the APB clock frequency is too high, the timing parameter settings may not meet the required I<sup>2</sup>C-bus interface timing values. In this case, the Timing Parameter Multiplier Register could be set to enlarge the actual values of the timing parameters. It expands the effective range of timing parameters in the Setup Register and makes them fall into the valid parameter value ranges. The Timing Parameter Multiplier Register should be programmed while the I<sup>2</sup>C bus is idle and ATCIIC100 is disabled (Setup.IICEn=0)

The following sub-sections show how to determine the Setup Register to meet the I<sup>2</sup>C-bus timing parameters. All the examples assume that the APB clock frequency is 40MHz, i.e. the APB clock period is 25ns. If the APB clock frequency of your design is not 40MHz, please derive the register fields accordingly.

See NXP Semiconductors' "I<sup>2</sup>C-bus specification and user manual" for details.

## 33.5.2 Spike Suppression Width

Table 33-13 Timing Parameters for Spike Suppression shows the pulse width of spikes that must be suppressed by the input filter. For the Fast-mode and the Fast-mode Plus, spikes less than 50ns must be suppressed (assuming TPM == 0). i.e.,

$$T_SP = 50 \text{ns} / (25 \text{ns} * (TPM + 1)) = 2$$

Table 33-13 Timing Parameters for Spike Suppression

Symbol	Demonstra	Standard-mode		Fast-mode		Fast-mode Plus		Unit
	Parameter	Min	Max	Min	Max	Min	Max	
tsp	Pulse width of spikes that must be	-	-	0	50	o	50	ns
	suppressed by the input filter.							

## 33.5.3 Data Setup Time

Data setup time defines the time in which the SDA should be held steady before the SCL rising edge. Table 33-14 Timing Parameters for the Data Setup Time shows the timing parameters for the data setup time. The equation of data setup time shown in Table 11 is:

Setup time = (2 \* tpclk) + (2 + T\_SP + T\_SUDAT) \* tpclk \* (TPM + 1) For the Standard-mode (assuming TPM == 0),

IPUG528-1.1E 328(403)

$$250ns = 50ns + (2 + 2 + T_SUDAT) * 25ns$$

Then,

 $T_SUDAT = 4$ 

For the other modes, T\_SUDAT can be calculated similarly

Table 33-14 Timing Parameters for the Data Setup Time

Combal	Parameter	Standard-mode		Fast-mode		Fast-mode Plus		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
t <sub>SUDAT</sub>	Data setup time	250	-	100	-	50	-	ns

#### 33.5.4 Data Hold Time

Data hold time defines the time in which the SDA should be held steady after the SCL falling edge. Table 33-15 Timing Parameters for the Data Hold Time shows the timing parameters for the data hold time. The equation of data hold time shown in Table 33-11 Controller Setting Register is:

Hold time = 
$$(2 * t_{pclk}) + (2 + T_SP + T_HDDAT) * t_{pclk} * (TPM + 1)$$

For the Standard-mode (assuming TPM == 0),

$$300ns = 50ns + (4 + 2 + T_HDDAT) * 25ns$$

Then.

T HDDAT = 4

For the other modes, T\_HDDAT can be calculated similarly.

**Table 33-15 Timing Parameters for the Data Hold Time** 

Symbol	D	Standard-mode		Fast-mode		Fast-mode Plus		Unit
	Parameter	Min	Max	Min	Max	Min	Max	
t <sub>HDDAT</sub>	Data hold time	300	-	300	-	0	-	ns

## 33.5.5 I<sup>2</sup>C-Bus Clock Frequency:

The I<sup>2</sup>C-bus clock frequency is specified by the t<sub>HIGH</sub> and t<sub>LOW</sub> parameters, which are shown in Table 16 and can be achieved through the T\_SCLHi and T\_SCLRatio fields of the Setup Register.

IPUG528-1.1E 329(403)

Cll	Personator	Standard-mode		Fast-mode		Fast-mode Plus		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	0.26	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	-	1.3	-	0.5	-	μs

Table 33-16 Timing Parameters for the SCL Clock

For the Standard-mode, the minimum requirements of  $t_{HIGH}$  and  $t_{LOW}$  are close, so T\_SCLRatio can be set to 0 (i.e., ratio = 1) to simplify the settings. The equations for the SCL periods shown in Table 33-11 Controller Setting Register are:

SCL HIGH period = 
$$(2 * t_{pclk}) + (2 + T_SP + T_SCLHi) * t_{pclk} * (TPM + 1) >= 4000ns$$
  
SCL LOW period =  $(2 * t_{pclk}) + (2 + T_SP + T_SCLHi * ratio) * t_{pclk} * (TPM + 1) >= 4000ns$ 

SCL LOW period = 
$$(2 * t_{pclk}) + (2 + T_SP + T_SCLHi * ratio) * t_{pclk} * (TPM + 1) >= 4700ns$$

Substitute 2 for T\_SP, 1 for ratio and 25ns for  $t_{pclk}$ , the equations become (assuming TPM == 0):

For the Fast-mode, the minimum requirement of  $t_{LOW}$  is about 2 times of  $t_{HIGH}$ , so T\_SCLRatio can be set to 1 (i.e. ratio = 2). The equations for the SCL periods are:

```
SCL HIGH period = (2 * t_{pclk}) + (2 + T_SP + T_SCLHi) * t_{pclk} * (TPM + 1) >= 600ns

SCL LOW period = (2 * t_{pclk}) + (2 + T_SP + T_SCLHi * ratio) * t_{pclk} * (TPM + 1) >= 1300ns
```

Substitute 2 for T\_SP, 2 for ratio and 25ns for  $t_{pclk}$ , the equations become (assuming TPM == 0):

```
50ns + (4 + T_SCLHi) * 25ns * (0 + 1) >= 600ns

50ns + (4 + T_SCLHi * 2) * 25ns * (0 + 1) >= 1300ns

T_SCLHi >= 23
```

For the Fast-mode Plus, T\_SCLHi can be calculated using the same flow as the example in the Fast-mode.

IPUG528-1.1E 330(403)

#### 33.5.6 Timing Parameter Multiplier

The Timing Parameter Multiplier Register could be adjusted to enlarge the effective values of the timing parameters in the Setup Register. This is only needed if the APB clock frequency is sohigh that it—is impossible to meet the required I<sup>2</sup>C-bus interface timing specifications with the maximum values of timing parameters in the Setup Register alone (i.e., with TPM==0).

The procedure to determine the (non-zero) TPM value to meet the I<sup>2</sup>C bus timing requirements is as follows:

- 11. Compute TPM by assigning maximum value (511) to T\_SCLHi and minimum valid value (1) to T\_SP. These values will be referred to as T\_SCLHi' and T\_SP' in discussions below to avoid confusion with the final T\_SCLHi and T\_SP values.
- Compute T\_SCLHi and T\_SP based on the TPM value obtained above.
   Note that the final

T\_SCLHi will most likely not be 511, but some value smaller than 511.

For example, consider operating ATCIIC100 under 2ns APB-bus clock period ( $t_{pclk}$  = 2ns) with Standard-mode I2C bus timing requirements as described in Table 16 with additional requirement of 50ns spike suppression period. That is,  $t_{SP}$  = 50ns,  $t_{HIGH}$  = 4.0us and  $t_{LOW}$  = 4.7us.

First of all, based on equations for timing parameters in Table 11:

```
SCL \ HIGH \ period = 2 * t_{pclk} + (2 + T_SP' + T_SCLHi') * t_{pclk} * (TPM + 1) >= 4.0us
SCL \ LOW \ period = 2 * t_{pclk} + (2 + T_SP' + T_SCLHi'* \ ratio) * t_{pclk} *
(TPM + 1) >= 4.7us
With \ T_SP' = 1, \ T_SCLHi' = 511, \ ratio = 1 \ and \ t_{pclk} = 2ns:
SCL \ HIGH \ period = 2 * 2ns + (2 + 1 + 511) * 2ns * (TPM + 1) >= 4.0us
SCL \ LOW \ period = 2 * 2ns + (2 + 1 + 511 * 1) * 2ns * (TPM + 1) >= 4.7us
Therefore,
2 * 2ns + (2 + 1 + 511) * 2ns * (TPM + 1) >= 4000ns
2 * 2ns + (2 + 1 + 511 * 1) * 2ns * (TPM + 1) >= 4700ns
So:
(TPM + 1) >= 4.57
```

IPUG528-1.1E 331(403)

$$TPM >= 3.57$$

Pick TPM = 4, and compute all timing parameters again based on formulae in 32-Table 11. That is, compute T\_SP as:

$$T_SP >= 50 \text{ns} / ((TPM+1) * t_{pclk}) = 50 \text{ns} / ((4+1)*2 \text{ns}) = 5$$

And T\_SCLHi is computed by:

SCL HIGH period = 2 \* 
$$t_{pclk}$$
 + (2 + T\_SP + T\_SCLHi) \*  $t_{pclk}$  \* (TPM + 1) >= 4000ns

SCL LOW period = 2 \* 
$$t_{pclk}$$
 + (2 + T\_SP + T\_SCLHi \* ratio) \*  $t_{pclk}$  \* (TPM + 1) >= 4700ns

So,

SCL HIGH period = 2 \* 2ns + (2 + 5 + T\_SCLHi) \* 2ns \* (4 + 1) >= 4000ns

SCL LOW period = 2 \* 2ns + (2 + 5 + T\_SCLHi) \* 2ns \* (4 + 1) >= 4700ns

Combine the two equations to reach:

So the timing parameters for the Standard-mode I2C bus timing requirement for 2ns APB-bus clock period with 50ns spike suppression would be: T\_SCLHi = 463, T\_SP = 5, and TPM = 4.

#### 33.5.7 Master Mode

The following examples demonstrate how to initiate I<sup>2</sup>C transactions at the Master mode.

#### 33.5.8 Data Transmit without DMA

- 1. Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register if necessary.
- 2. Setup the controller by programming the Setup Register:
- Master = 1
- IICEn = 1
- timing parameters.
- 3. Set the data count, direction and phase choices in the Control Register:

IPUG528-1.1E 332(403)

- Phase\_start = 1
- Phase addr = 1
- Phase\_data = 1
- Phase\_stop = 1
- Dir = 0
- DataCnt = data counts in bytes.
- 4. Write the address of the target slave to the Address Register.
- 5. Enable the Completion Interrupt and FIFO Empty Interrupt in the Interrupt Enable Register:
- Cmpl = 1
- FIFOEmpty = 1.
- 6. Write 0x1 to the Command register to issue the transaction.
- 7. Wait for Interrupts:
- I. FIFO Empty Interrupt: push data into the FIFO by writing the data to the Data Register until the FIFO becomes full. If all data are pushed into the FIFO, disable the FIFO Empty Interrupt. Otherwise, repeat Step 6.
- II. Completion Interrupt: check the AddrHit field of the Status Register to make sure the targeted slave correctly receives the transaction.
   Write 1 to the Cmpl field of the Status Register to clear the completion status and go to Step 7.
- 8. Disable all interrupts and check the DataCnt field of the Control Register to know if all data are successfully transmitted.

#### 33.5.9 Data Receive without DMA

- 1. Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register if necessary.
- 2. Setup the controller by programming the Setup Register:
- Master = 1
- IICEn = 1
- timing parameters.
- 3. Set the data count, direction and phase choices in the Control Register:
- Phase\_start = 1
- Phase addr = 1
- Phase data = 1
- Phase stop = 1

IPUG528-1.1E 333(403)

- Dir = 1
- DataCnt = data counts in bytes.
- 4. Write the address of the target slave to the Address Register.
- 5. Enable the Completion Interrupt and FIFO Full Interrupt in the Interrupt Enable Register:
- Cmpl = 1
- FIFOFull = 1.
- 6. Write 0x1 to the Command register to issue the transaction.
- 7. Wait for Interrupts:
- I. FIFO Full Interrupt: get data from the FIFO by reading the Data Register until the FIFO becomes empty; repeat Step 6.
- II. Completion Interrupt: check the AddrHit field of the Status Register to make sure the targeted slave correctly receives the transaction. Get all of the remaining data from the FIFO, write 1 to the Cmpl field of the Status Register to clear the completion status and go to Step 7.
- 8. Disable all interrupts and check the DataCnt of the Control Register to know if all data are successfully received.

#### **Data Transaction with DMA:**

- 9. Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register if necssary.
- 10. Set the Controller by programming the Setup Register:
- Master = 1
- IICEn = 1
- DMAEn = 1
- timing parameters.
- 11. Setup the DMA controller.
- 12. Set data count, direction and phase choices in the Control Register:
- Phase start = 1
- Phase addr = 1
- Phase\_data = 1
- Phase stop = 1
- Dir = Transmitter/Receiver
- DataCnt = data counts in bytes
- 13. Write the address of the target slave to the Address Register.
- 14. Enable the Completion Interrupt in the Interrupt Enable Register:

IPUG528-1.1E 334(403)

- Cmpl = 1.
- 15. Write 0x1 to the Command Register to issue the transaction.
- 16. Wait for the Completion Interrupt: check the DataCnt of the Control Register to know if all data are successfully transferred.

#### 33.5.10 Arbitration Lost in the Multi-Master Mode

When there are multiple masters on the I2C-bus, they may start transactions at the same time and the I2C-bus protocol defines an arbitration scheme to resolve the bus contention. Only one master will win the bus arbitration, and the other master(s) will lose the arbitration.

When the controller loses the arbitration, the arbitration lose interrupt will be triggered and the following steps should be done to restart the transaction.

- 1. If DMA is used, abort the DMA transfer and disable the I2C DMA request by setting the DMAEn field of the Setup Register to 0, then write 0x4 to the Command Register to clear the FIFO.
- 2. Wait for bus not busy by polling the BusBusy field of the Status Register.
- 3. Restart the transaction.

#### **33.5.11 Slave Mode**

The following examples demonstrate how to operate the I2C controller at the Slave mode.

#### 33.5.12 Data Transaction without DMA:

- 1. Set the Address Register to the slave controller's I<sup>2</sup>C-bus address.
- 2. Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register if needed.
- 3. Setup the Controller by programming the Setup Register:
- Master = 0
- IICEn = 1
- timing parameters.
- 4. Enable the Address Hit Interrupt and Completion Interrupt in the Interrupt Enable Register:
- AddrHit = 1

IPUG528-1.1E 335(403)

- Cmpl = 1.
- 5. Wait for the Address Hit Interrupt: read the Dir field of the Control Register to identify the transaction direction. Read the Status Register if more transaction information is need, for example, the GenCall field to identify a General Call transaction. I. Receiver: enable the FIFOFull Interrupt and go to Step 5. II. Transmitter: enable the FIFOEmpty interrupt and go to Step 6.
- 6. Receiver:
- I. Wait for the FIFO full Interrupt until the Completion Interrupt asserted.
- II. If the FIFO Full Interrupt asserts: get data from the FIFO by reading the Data Register until the FIFO becomes empty, then go to (I).
- 7. Transmitter:
- I. Wait the FIFO Empty Interrupt until the Completion Interrupt asserted.
- II. If the FIFO Empty Interrupt asserts: push data to the FIFO by writing data to the Data Register until the FIFO becomes full, then go to (I).
- 8. During Step 5 or Step 6, if the Completion Interrupt asserts, clear the FIFO and go to step 8.
- 9. Check the DataCnt of the Control Register to know how many data are transferred. Clear the Completion Interrupt status of the Status Register when the software is ready to receive the next transaction.

#### 33.5.13 Data transaction with DMA

The DMA should only be used when the next transaction's direction and data counts are known.

- 1. Set the Address Register to the controller's address.
- 2. Setup the timing parameter multiplier by programming the Timing Parameter Multiplier Register if necssary.
- 3. Setup the Controller by programming the Setup Register:
- Master = 0
- IICEn = 1
- timing parameters.
- 4. Enable the Address Hit Interrupt and Completion Interrupt in the Interrupt Enable Register:
- AddrHit = 1
- Cmpl = 1.

IPUG528-1.1E 336(403)

- 5. Wait for the Address Hit Interrupt: read the Dir field of the Control Register to check the direction. If it is not the designed direction, fall back to normal transfer without DMA (Data Transmit without DMA, Step 5 Read the Status Register if more transaction information is need, for example, the GenCall field to identify a General Call transaction.
- Setup the DMA controller.
- 7. Set the data count of the the transaction in the Control Register: DataCnt = data counts in byte.
- 8. Enable the DMA by set the DMAEn of the Setup Register and wait for the Completion Interrupt.
- 9. After the Completion Interrupt asserted, check the DataCnt of the Control Register to know how many data are transferred.
- 10. 0 Disable the DMA.
- 11. 1 Clear the Completion Interrupt status of the Status Register when the software is ready to receive the next transaction.

IPUG528-1.1E 337(403)

# 34<sub>ATCSPI200</sub>

#### 34.1 Introduction

The ATCSPI200 is a Serial Peripheral Interface (SPI) controller which serves as a SPI master or a SPI slave. As a SPI master, the controller connects various SPI devices. As a SPI slave, the controller responds to the master requests for data exchange.

#### 34.1.1 Features

Compliant with AMBA 2 AHB protocol specification

- Compliant with AMBA 3 APB protocol specification
- Support of MSB/LSB first transfer
- Support of Direct Memory Access (DMA) data transfer
- Support of programmable SPI SCLK
- Support of memory-mapped access (read-only) through AHB bus or EILM bus
- Support of SPI slave mode
- Configurable Dual and Quad I/O SPI interfaces
- Configurable TX/RX FIFO depth (The depth could be 2, 4, 8 or 16)
- Configurable programming port location on AHB/APB/EILM interfaces

## 34.1.2 Block Diagram

Figure 34-1 ATCSPI200 Block Diagram shows the block diagram of the ATCSPI200 controller.

IPUG528-1.1E 338(403)




Figure 34-1 ATCSPI200 Block Diagram

This section describes the SPI controller functions in four sub-sections for master mode, slave mode, dual I/O mode, and quad I/O mode. The master mode and slave mode sections describe the transfer initiation mechanism and the SPI frame formats. The dual mode and quad mode sections describe the other two transfer formats in comparison to the regular mode.

#### 34.1.3 Master Mode

The ATCSPI200 controller can act as a SPI master initiating SPI transfers on the SPI bus. The SPI transfer format and interface timing are programmable via the AHB/APB programing port. The SPI transfers are initiated through the memory-mapped read access on the AHB/EILM bus or through register programming.

For SPI transfers initiated through the memory-mapped AHB/EILM read transactions, the read transactions are translated to the SPI interface based on the read command format setup in the SPI Memory Access Control Register. The default reset value of the register is hardware configurable to support booting from SPI ROMs. The size of the addressable memory-mapped space depends on the interface: up to 16MB

IPUG528-1.1E 339(403)

on the AHB bus and 4MB on the EILM bus.

The AHB/EILM address received from the memory-mapped interface is passed directly to the SPI slave since ATCSPI200 has no knowledge of the address and size of the slave. If addresses sent to the slave should be biased, the corresponding AHB/EILM address bits should be directly tied to the intended values.

For SPI transfers initiated by register programming, Figure 34-2 SPI Transfer Formatshows an example of SPI transfer format which includes command, address, and data phases for TX/RX data transfers. The controller provides dedicated registers to specify the contents of command, address, and data fields. The data register is shared by both TX and RX data transfers. Data transfers can be initiated through Programmed IO (PIO) or Direct Memory Access (DMA).

The ATCSPI200 controller provides TX/RX FIFO threshold interrupts to ease flow control under the PIO programming. The controller also has a programmable bit to issue an interrupt once the transfer completes.

In addition to the supported transfer format, the SPI controller allows direct control of the signals on the SPI interface. This capability enables communication with SPI devices which require special transfer formats. See SPI Direct IO Control Register (0x14) for more information.

Figure 34-2 SPI Transfer Format

#### 34.1.4 Slave Mode

The ATCSPI200 controller can also act as a SPI slave and accepts common commands as shown in Table 34-1 Supported Commands under the Slave Mode. In addition, the controller supports user-defined commands where the slave data field format is defined by the transfer control register.

The ATCSPI200 slave interprets the packet on the SPI I/O interface as three fields: slave command, slave dummy and slave data. The slave command field and slave dummy field are always 8-bit in length. The slave data field format is defined by the received command and the Transfer Control Register.


IPUG528-1.1E 340(403)

Table 34-1 Supported Commands under the Slave Mode

Slave Command Name	OP Code	Slave Data
Read Status Single IO	oxo5	32-bit Status
Read Status Dual IO	0x15	32-bit Status
Read Status Quad IO	0x25	32-bit Status
Read Data Single IO	oxoB	Reply data from the Data Register in the FIFO manner
Read Data Dual IO	oxoC	Reply data from the Data Register in the FIFO manner
Read Data Quad IO	oxoE	Reply data from the Data Register in the FIFO manner
Write Data Single IO	0x51	Data saved to the Data Register in the FIFO manner
Write Data Dual IO	0x52	Data saved to the Data Register in the FIFO manner
Write Data Quad IO	0x54	Data saved to the Data Register in the FIFO manner
User-defined	Any 8-bit numbers other than the listed OP Codes	Depending on the Transfer Controller Register

For the status-reading commands, the slave returns the value of the Slave Status Register. The protocol format is illustrated in Figure 34-3 Timing Diagram of Status-Reading Commands (MSB First, DataMerge=0).

Figure 34-3 Timing Diagram of Status-Reading Commands (MSB First, DataMerge=0)



For the data-reading and data-writing commands, the protocol formats are illustrated in Figure 34-4 Timing Diagram of Data-Reading Commands (MSB First, Merge Mode), Figure 34-5 Timing Diagram of Data-Writing Commands (MSB First, Merge Mode), and Figure 34-6 Timing Diagram of

IPUG528-1.1E 341(403)

Data-Reading Commands (MSB First, Data Length = 16 Bits).

Figure 34-4 Timing Diagram of Data-Reading Commands (MSB First, Merge Mode)






Figure 34-5 Timing Diagram of Data-Writing Commands (MSB First, Merge Mode)




IPUG528-1.1E 342(403)

Figure 34-6 Timing Diagram of Data-Reading Commands (MSB First, Data Length = 16 Bits)



For user-defined commands, the slave data field format is defined by the SPI Transfer Control Register (0x20). For example, if the transfer mode is {Dummy, Write}, only the write field will be logged into the data register and the dummy field is dropped.

Figure 34-7 Timing Diagram of Slave User-Defined Command (MSB First, Merge Mode, TransMode = {Dummy,Write}, DualQuad = Quad, DummyCnt = 1, WrTranCnt = 3, Data length = 8 Bits)



## 34.1.5 **Dual I/O Mode**

The dual I/O mode doubles the SPI bandwidth by treating the master-input/slave-output (MISO) and master-output/slave-input (MOSI) signals as bidirectional wires. The SPI controller provides two transfer formats at the dual I/O mode. In one format, both address phase and data phase make use of the two wires (MISO and MOSI). In the other format, only the data phase makes use of the two wires. See AddrFmt and DualQuad bits in the SPI Transfer Format Register (SPI Transfer Control

IPUG528-1.1E 343(403)

34 ATCSPI200 34.2 Signal Description

Register (0x20)) for more information. Figure 34-8 SPI Dual I/O Transfer (3-byte address) shows an example of dual I/O transfer.

Figure 34-8 SPI Dual I/O Transfer (3-byte address)

#### 34.1.6 Quad I/O Mode

The quad I/O mode quadruples the SPI bandwidth by treating the master-input/slave-output (MISO), master-output/slave-input (MOSI), write protect (WP), and HOLD signals as bidirectional wires. The SPI controller provides two transfer formats at the quad I/O mode. In one format, both address phase and data phase make use of the four wires (MISO, MOSI, WP and HOLD). In the other format, only the data phase makes use of the four wires. See AddrFmt and DualQuad bits in the SPI Transfer Format Register (SPI Transfer Control Register (0x20)) for more information. Figure 34-9 SPI Quad I/O Mode Transfer (3-byte address) shows an example of quad I/O transfer.




Figure 34-9 SPI Quad I/O Mode Transfer (3-byte address)

## 34.2 Signal Description

Table 34-2 ATCSPI200 Signal Definition gives the detailed descriptions of ATCSPI200 I/O signals.

IPUG528-1.1E 344(403)

34 ATCSPI200 34.2 Signal Description

Table 34-2 ATCSPI200 Signal Definition

Signal Name	I/O Type	Description
SPI Clock signals	•	
spi_clock	I	The clock source for the SPI interface. The SCLK signal of the SPI
		interface is generated by dividing this clock source with a
		programmable value.
spi_rstn	I	The reset signal for the spi_clock domain (Active-Low)
AHB Global Signals		
helk	I	AHB clock
hresetn	I	AHB reset signal (Active-Low)
apb2ahb_clken	I	APB to AHB clock enable is an AHB domain signal indicating the
		valid AHB clock cycles to sample and update APB domain signals
		when the AHB frequency is a multiple of the APB frequency.
AHB Memory Read Port		
hsel_mem	I	AHB slave select
htrans_mem[1:0]	I	AHB transfer type
haddr_mem[N:0]	I	AHB address bus
		N is 23 if AHB address width is 24-bit. It is 31 if the AHB address
		width is 32-bit.
		Unused most significant bits must be padded with zero, otherwise
		undetermined behavior may occur.
hreadyin_mem	I	AHB bus ready
hwrite_mem	I	AHB transfer direction
hwdata_mem[31:0]	I	AHB write data bus
hreadyout_mem	0	AHB slave transfer done

IPUG528-1.1E 345(403)

	<del> </del>	
Signal Name	І/О Туре	Description
hresp_mem	0	AHB transfer response
hrdata_mem[31:0]	0	AHB read data bus
EILM Memory Re	ad Port	
eilm_clk	Dalai	EILM bus clock
ahb2eilm_clken	Kelease	AHB to EILM clock enable is an EILM domain signal indicating the
		valid EILM clock cycles to sample and update AHB domain signals
		when the EILM frequency is a multiple of the AHB frequency.
apb2eilm_clken	I	APB to EILM clock enable is an EILM domain signal indicating the
		valid EILM clock cycles to sample and update APB domain signals
		when the EILM frequency is a multiple of the APB frequency.
eilm_resetn	I	EILM bus reset signal
eilm_req	I	EILM request
eilm_web[3:0]	I	EILM write enable
eilm_wait	О	EILM early wait state
		oxo: Data will be ready at the next cycle
		ox1: The interface should be in the wait state for the next cycle
eilm_wait_cnt[1:0]	I	Represents the static wait cycles for the CPU
		Note that eilm_wait_cnt should not be zero.
eilm_wdata[31:0]	I	EILM write data
eilm_addr[21:2]	I	EILM address bus
eilm_rdata[31:0]	0	EILM read data
AHB Register Pro	gramming Port	
hsel_reg	I	AHB slave select
htrans_reg[1:0]	I	AHB transfer type
haddr_reg[N:o]	I	AHB address bus
		N is 23 if AHB address width is 24-bit. It is 31 if the AHB address
		width is 32-bit.
hreadyin_reg	I	AHB bus ready
	· · · · · ·	

IPUG528-1.1E 346(403)

	<del></del>	
Signal Name	I/O Type	Description
hwrite_reg	I	AHB transfer direction
hwdata_reg[31:0]	I	AHB write data bus
hreadyout_reg	)fficial	AHB slave transfer done
hresp_reg	Jin Glai	AHB transfer response
hrdata_reg[31:0]	elease	AHB read data bus
APB Register Program	nming Port	
pclk	I	APB clock (must be synchronous with the AHB/EILM clock)
presetn	I	APB reset signal (Active-Low)
paddr[31:0]	I	APB address bus
penable	I	APB enable signal
pwrite	I	APB write signal
psel	I	APB select signal
pwdata[31:0]	I	APB write data bus
prdata[31:0]	0	APB read data
pready	0	APB slave transfer done
SPI Interface		
spi_sclk_in	I	Status of the SPI SCLK signal
spi_cs_n_in	I	Status of the SPI CS (chip select) signal
spi_miso_in	I	Status of the SPI master-input/slave-output (MISO) signal
spi_mosi_in	I	Status of the SPI master-output/slave-input (MOSI) signal
spi_wp_n_in	I	Status of the SPI Flash write protect signal
spi_hold_n_in	I	Status of the SPI Flash hold signal
spi_sclk_out	0	Output value for the SPI SCLK signal
spi_cs_n_out	0	Output value for the SPI CS signal
spi_miso_out	0	Output value for the SPI MISO signal
spi_mosi_out	0	Output value for the SPI MOSI signal
spi_wp_n_out	0	Output value for the SPI Flash write protect signal

IPUG528-1.1E 347(403)

Signal Name	I/O Type	Description
spi_hold_n_out	0	Output value for the SPI Flash hold signal
spi_sclk_oe	0	Output enable for the SPI SCLK signal
spi_cs_n_oe	Official	Output enable for the SPI CS signal
spi_miso_oe		Output enable for the SPI MISO signal
spi_mosi_oe	Release	Output enable for the SPI MOSI signal
spi_wp_n_oe	О	Output enable for the SPI Flash write protect signal
spi_hold_n_oe	0	Output enable for the SPI Flash hold signal
Miscellaneous		
spi_default_mode3	I	Select the default SPI mode
		0x0: Default values of both CPOL and CPHA are 0x0
		0x1: Default values of both CPOL and CPHA are 0x1
spi_default_as_slave	I	Set the ATCSPI200 controller as a slave after reset
		oxo: Default as a master
		0x1: Default as a slave
spi_tx_dma_ack	I	TX FIFO DMA acknowledge
spi_rx_dma_ack	I	RX FIFO DMA acknowledge
spi_tx_dma_req	0	TX FIFO DMA request
spi_rx_dma_req	0	RX FIFO DMA request
spi_boot_intr	0	The SPI controller interrupt
scan_enable	I	Scan enable (Active-High during ATPG scan/shift phase)
scan_test	I	Scan test mode (Active-High during ATPG test)

# 34.3 Programming Model

# 34.3.1 Summary of Registers

Table 34-3 ATCSPI200 Register Summary shows the summary of ATCSPI200 registers.

IPUG528-1.1E 348(403)

Table 34-3 ATCSPI200 Register Summary

Offset	Name	Description
0x00	IdRev	ID and Revision Register
oxo4~oxoC	-	Reserved
0x10	TransFmt	SPI Transfer Format Register
0x14	DirectIO	SPI Direct IO Control Register
0x18~0x1C		Reserved
0x20	TransCtrl	SPI Transfer Control Register
0x24	Cmd	SPI Command Register
0x28	Addr	SPI Address Register
ox2C	Data	SPI Data Register
охзо	Ctrl	SPI Control Register
0x34	Status	SPI Status Register
0x38	IntrEn	SPI Interrupt Enable Register
ох3С	IntrSt	SPI Interrupt Status Register
0x40	Timing	SPI Interface Timing Register
0x44 ~ 0x4C		Reserved
0x50	MemCtrl	SPI Memory Access Control Register
0x54 ~ 0x5c		Reserved
0x60	SlvSt	SPI Slave Status Register
		(Present only when ATCSPI200_SLAVE_SUPPORT is defined)
0x64	SlvDataCnt	SPI Slave Data Count Register
		(Present only when ATCSPI200_SLAVE_SUPPORT is defined)
ox68~ox78		Reserved
ох7С	Config	Configuration Register

# 34.3.2 Register Description

The abbreviations for the Type column are summarized below.

RO: read only

RW: readable and writable

W1C: readable and write 1 to clear

## 34.3.3 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset

IPUG528-1.1E 349(403)

values of the two revision fields are revision dependent.

Table 34-4 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:8	RO	ID number for ATCSPI200	0x020020
RevMajor	7:4	RO	Major revision number	Revision dependent
RevMinor	3:0	RO	Minor revision number	Revision dependent

## 34.3.4 SPI Transfer Format Register (0x10)

This register defines the SPI transfer format.

**Table 34-5 SPI Transfer Format Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:18	elec	150	-
AddrLen	17:16	RW	Address length in bytes	0X2
			oxo: 1 byte	
			ox1: 2 bytes	
			ox2: 3 bytes	
			ох3: 4 bytes	
Reserved	15:13	-	-	-
DataLen	12:8	RW	The length of each data unit in bits	0X07
			The actual bit number of a data unit is (DataLen + 1)	
DataMerge	7	RW	Enable Data Merge mode, which does automatic data	OX1
			split on write and data coalescing on read.	
			This bit only takes effect when DataLen = 0x7.	
			Under Data Merge mode, each write to the Data	
			Register will transmit all fourbytes of the write data;	
			each read from the Data Register will retrieve four	
			bytes of received data as a single word data.	
			When Data Merge mode is disabled, only the least	
			(DataLen+1) significient bits of the Data Register	
			are valid for read/write operations; no automatic	
			data split/coalescing will be performed.	
Reserved	6:5	-	-	-
MOSIBiDir	4	RW	Bi-directional MOSI in regular (single) mode	oxo
			oxo: ${\tt MOSI}$ is uni-directional signal in regular mode.	
			ox1: MOSI is bi-directional signal in regular mode.	
			This bi-directional signal replaces the two	

IPUG528-1.1E 350(403)

Name	Bit	Туре	Description	Reset
			uni-directional data signals, MOSI and MISO.	
LSB	3	RW	Transfer data with the least significant bit first	OxO
		Offic	Oxo: Most significant bit first Ox1: Least significant bit first	
SlvMode	2 R	ewe a	SPI Master/Slave mode selection	Depends on pin
			oxo: Master mode	spi_default_as_
			0x1: Slave mode	slave
			(Exist only when configuration	
			ATCSPI200_SLAVE_SUPPORT is defined)	
CPOL	1	RW	SPI Clock Polarity	Depends on pin
			oxo: SCLK is LOW in the idle states	spi_default_mod
			OX1: SCLK is HIGH in the idle states	e3
СРНА	0	RW	SPI Clock Phase	Depends on pin
			oxo: Sampling data at odd SCLK edges	spi_default_mod
			0x1: Sampling data at even SCLK edges	e3

## 34.3.5 SPI Direct IO Control Register (0x14)

This register enables the direct control of the SPI interface signals. The register is valid only when the configuration ATCSPI200\_DIRECT\_IO\_SUPPORT is defined.

IPUG528-1.1E 351(403)

**Table 34-6 SPI Direct IO Control Register** 

Table 6. SPI Direct IO Control Register

Bit	Туре	Description	Reset
31:25	-	-	-
24	RW	Enable Direct IO	охо
		oxo: Disable	
		ox1: Enable	
23:22	-	-	-
21	RW	Output enable for the SPI Flash hold signal	охо
20	RW	Output enable for the SPI Flash write protect signal	oxo
19	RW	Output enable fo the SPI MISO signal	oxo
18	RW	Output enable for the SPI MOSI signal	oxo
17	RW	Output enable for the SPI SCLK signal	oxo
16	RW	Output enable for SPI CS (chip select) signal	oxo
15:14	-	-	-
13	RW	Output value for the SPI Flash hold signal	OX1
12	RW	Output value for the SPI Flash write protect signal	OX1
11	RW	Output value for the SPI MISO signal	oxo
10	RW	Output value for the SPI MOSI signal	охо
9	RW	Output value for the SPI SCLK signal	oxo
8	RW	Output value for the SPI CS (chip select) signal	OX1
7:6	-	-	-
5	RO	Status of the SPI Flash hold signal	Depends on pin
			spi_hold_n_in
4	RO	Status of the SPI Flash write protect signal	Depends on pin
			spi_wp_n_in
2	RO	Status of the SPI MTSO signal	Depends on pin
3	KO	Status of the 31 M130 signal	spi_miso_in
	P.O.	Carta fal - CDI MOST -:1	
2 (	)ffic	a Status of the Sri MOS1 signal	Depends on pin spi_mosi_in
Ь		G.O. ful. SPI SCI V.: 1	
1	KIL C	Status of the SF1 SCLK signal	Depends on pin spi_clk_in
	DC.	Sharm fall SDI CC (-1:- 1 - 2 - 1	
О	RO	Status of the SPI CS (chip select) signal	Depends on pin
	31:25 24 23:22 21 20 19 18 17 16 15:14 13 12 11 10 9 8 7:6 5	31:25 - 24 RW  23:22 - 21 RW 20 RW 19 RW 16 RW 17 RW 16 RW 15:14 - 13 RW 11 RW 10 RW 9 RW 8 RW 7:6 - 5 RO  4 RO	31:25

# 34.3.6 SPI Transfer Control Register (0x20)

This register controls aspects of SPI transfers. Please see SPI Command Register (0x24) for starting a SPI transfer.

IPUG528-1.1E 352(403)

**Table 34-7 SPI Transfer Control Register** 

Name	Bit R	Type	Description	Reset
CmdEn	30	RW	The SPI command phase enable	oxo
			oxo: Disable the command phase	
			ox1: Enable the command phase	
			(Master mode only)	
AddrEn	29	RW	The SPI address phase enable	oxo
			oxo: Disable the address phase	
			ox1: Enable the address phase	
			(Master mode only)	
AddrFmt	28	RW	The SPI address phase format	oxo
			oxo: Address phase is the regular (single) mode	
			ox1: The format of the address phase is the same as	
			the data phase (DualQuad).	
			(Master mode only)	
TransMode	27:24	RW	The transfer mode	oxo
			The transfer sequence could be	
			oxo: Write and read at the same time	
			ox1: Write only	
			ox2: Read only	
			ox3: Write, Read	
			ox4: Read, Write	
			ox5: Write, Dummy, Read	
			ox6: Read, Dummy, Write	
			0x7: None Data (must enable CmdEn or AddrEn in	
			master mode)	
			ox8: Dummy, Write	
			ox9: Dummy, Read	
			oxa~oxf: Reserved	

IPUG528-1.1E 353(403)

Name	Bit	Туре	Description	Reset
DualQuad	23:22	RW	The SPI data phase format	oxo
			oxo: Regular (Single) mode	
			oxi; Dual I/O mode	
		mc	ox2: Quad I/O mode	
	R	elea	ox3: Reserved	
TokenEn	21	RW	Append an one-byte special token following the	oxo
			address phase for SPI read transfers. The value of the	
			special token should be selected in TokenValue.	
			oxo: Disable the one-byte special token	
			ox1: Enable the one-byte special token	
			(Master mode only)	
WrTranCnt	20:12	RW	Transfer count for write data	oxo
			WrTranCnt indicates the number of units of data to	
			be transmitted to the SPI bus from the Data Register.	
			The actual transfer count is (WrTranCnt+1).	
			WrTranCnt only takes effect when TransMode is o,	
			1, 3, 4, 5, 6 or 8.	
			The size (bit-width) of a data unit is defined by the	
			DataLen field of the Transfer Format Register.	
			For TransMode o, WrTranCnt must be equal to	
			RdTranCnt.	
TokenValue	11	RW	The value of the one-byte special token following the	oxo
			address phase for SPI read transfers.	
			oxo: token value = oxoo	
			ox1: token value = ox69	
			(Master mode only)	

IPUG528-1.1E 354(403)

oxo )
,
,
_
_
_
_
_
_
_
_
_
oxo

IPUG528-1.1E 355(403)

RdTranCnt.

### 34.3.7 SPI Command Register (0x24)

Writing operations on this register will trigger SPI transfers. This register must be written with a dummy value to start a SPI transfer even when the command phase is not enabled. When the ATCSPI200 controller is programmed to the slave mode, the command field of the last received SPI transaction is stored in this SPI Command Register.

**Table 34-8 SPI Command Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:8	-	-	-
CMD	7:0	RW	SPI Command	oxo

#### 34.3.8 SPI Address Register (0x28)

Table 34-9 SPI Address Register

Name	Bit	Туре	Description	Reset
ADDR	31:0	RW	SPI Address	oxo
			(Master mode only)	

## 34.3.9 SPI Data Register (0x2C)

When the controller is in the data merge mode, the byte endian of the SPI Data Register is little endian.

IPUG528-1.1E 356(403)

**Table 34-10 SPI Data Register** 

Name	Bit	Туре	Description	Reset
DATA	31:0	RW	Data to transmit or the received data	oxo
			For writes, data is enqueued to the TX FIFO. The	
			least significant byte is always transmitted first. If the $$	
			TX FIFO is full and the SPIActive bit of the status	
			register is 1, the ready signal hready/pready will be	
			deasserted to insert wait states to the transfer.	
			For reads, data is read and dequeued from the RX	
			FIFO. The least significant byte is the first received	
			byte. If the RX FIFO is empty and the ${\tt SPIActive}$ bit	
			of the status register is 1, the ready signal	
			hready/pready will be deasserted to insert wait	
			states to the transfer.	
			The FIFOs decouple the speed of the SPI transfers	
			and the software's generation/consumption of data.	
			When the TX FIFO is empty, SPI transfers will hold	
			until more data is written to the TX FIFO; when the	
			RX FIFO is full, SPI transfers will hold until there is	
			more room in the RX FIFO.	
			If more data is written to the TX FIFO than the write	
			$transfer\ count\ ({\it WrTranCnt}), the\ remaining\ data\ will$	
			stay in the TX FIFO for the next transfer or until the $$	
			TX FIFO is reset.	

IPUG528-1.1E 357(403)

# 34.3.10 SPI Control Register (0x30)

Table 34-11 SPI Control Register

Name	Bit	Туре	Description	Reset
Reserved	31:21	JПС	iai	-
TXTHRES	20:16	erwea	Transmit (TX) FIFO Threshold	oxo
			The TXFIFOInt interrupt or DMA request would be	
			issued to replenish the TX FIFO when the TX data	
			count is less than or equal to the TX FIFO threshold.	
Reserved	15:13	-	-	-
RXTHRES	12:8	RW	Receive (RX) FIFO Threshold	oxo
			The RXFIFOInt interrupt or DMA request would be	
			issued for consuming the RX FIFO when the RX data	
			count is more than or equal to the RX FIFO threshold.	
Reserved	7:5	-	-	-
TXDMAEN	4	RW	TX DMA enable	oxo
RXDMAEN	3	RW	RX DMA enable	oxo
TXFIFORST	2	RW	Transmit FIFO reset	oxo
			Write 1 to reset. It is automatically cleared to 0 after	
			the reset operation completes.	
RXFIFORST	1	RW	Receive FIFO reset	oxo
			Write 1 to reset. It is automatically cleared to 0 after	
			the reset operation completes.	
SPIRST	0	RW	SPI reset	OXO
			Write 1 to reset. It is automatically cleared to 0 after	
			the reset operation completes.	

IPUG528-1.1E 358(403)

# 34.3.11 SPI Status Register (0x34)

**Table 34-12 SPI Status Register** 

Reserved 31:24  TXFULL 23 RO Transmit FIFO Full flag  TXEMPTY 22 RO Transmit FIFO Empty flag  Reserved 21  TXNUM 20:16 RO Number of valid entries in the Transmit FIFO	- 0x0 0x1 - 0x0
TXEMPTY 22 RO Transmit FIFO Empty flag  Reserved 21	Ox1 -
Reserved 21	-
	- OxO
TXNUM 20:16 RO Number of valid entries in the Transmit FIFO	oxo
RXFULL 15 RO Receive FIFO Full flag	OxO
RXEMPTY 14 RO Receive FIFO Empty flag	Ox1
Reserved 13	-
RXNUM 12:8 RO Number of valid entries in the Receive FIFO	oxo
Reserved 7:1	-
SPIActive o RO SPI register programming is in progress.	oxo
In master mode, SPIActive becomes 1 after the S	SPI
command register is written and becomes o after t	he
transfer is finished.	
In slave mode, SPIActive becomes 1 after the SP	I
CS signal is asserted and becomes o after the SPI C	S
signal is deasserted.	
Note that due to clock synchronization, it may take	at
most two spi_clock cycles for SPIActive to chang	ge
when the corresponding condition happens.	
Note this bit stays o when Direct IO Control or the	
memory-mapped interface is used.	

IPUG528-1.1E 359(403)

# 34.3.12 SPI Interrupt Enable Register (0x38)

Table 34-13 SPI Interrupt Enable Register

Name	Bit	Туре	Description	Reset
Reserved	31:6	Omc	al	-
SlvCmdEn	5	Rewea	Enable the Slave Command Interrupt.	oxo
			Control whether interrupts are triggered whenever	
			slave commands are received.	
			(Slave mode only)	
EndIntEn	4	RW	Enable the End of SPI Transfer interrupt.	oxo
			Control whether interrupts are triggered when SPI	
			transfers end.	
			(In slave mode, end of read status transaction doesn't	
			trigger this interrupt.)	
TXFIFOIntEn	3	RW	Enable the SPI Transmit FIFO Threshold interrupt.	oxo
			Control whether interrupts are triggered when the	
			valid entries are less than or equal to the TX FIFO	
			threshold.	
RXFIFOIntEn	2	RW	Enable the SPI Receive FIFO Threshold interrupt.	oxo
			Control whether interrupts are triggered when the	
			valid entries are greater than or equal to the RX FIFO $$	
			threshold.	
TXFIFOURIntEn	1	RW	Enable the SPI Transmit FIFO Underrun interrupt.	oxo
			Control whether interrupts are triggered when the	
			Transmit FIFO run out of data.	
			(Slave mode only)	
RXFIFOORIntEn	0	RW	Enable the SPI Receive FIFO Overrun interrupt.	oxo
			Control whether interrupts are triggered when the	
			Receive FIFO overflows.	
			(Slave mode only)	

IPUG528-1.1E 360(403)

## 34.3.13 SPI Interrupt Status Register (0x3C)

Table 34-14 SPI Interrupt Status Register

Name	Bit	Туре	Description	Reset
Reserved	31:6	JMC	iai	-
SlvCmdInt	5 R	ewie a	Slave Command Interrupt.	oxo
			This bit is set when Slave Command interrupts occur.	
			(Slave mode only)	_
EndInt	4	W1C	End of SPI Transfer interrupt.	oxo
			This bit is set when End of SPI Transfer interrupts occur.	
TXFIFOInt	3	W1C	TX FIFO Threshold interrupt.	oxo
			This bit is set when TX FIFO Threshold interrupts	
			occur.	
RXFIFOInt	2	W1C	RX FIFO Threshold interrupt.	oxo
			This bit is set when RX FIFO Threshold interrupts	
			occur.	
TXFIFOURInt	1	W <sub>1</sub> C	TX FIFO Underrun interrupt.	oxo
			This bit is set when TX FIFO Underrun interrupts	
			occur.	
			(Slave mode only)	_
RXFIFOORInt	О	W <sub>1</sub> C	RX FIFO Overrun interrupt.	oxo
			This bit is set when RX FIFO Overrun interrupts	
			occur.	
			(Slave mode only)	

# 34.3.14 SPI Interface Timing Register (0x40)

This register controls the SPI interface timing to satisfy the SPI Slave interface timing requirements. Only the master needs to program this register.

IPUG528-1.1E 361(403)

**Table 34-15 SPI Interface Timing Register** 

Name	Bit	Type	Description	Reset
Reserved	31:14	-	-	-
CS2SCLK	13:12	RW	The minimum time between the edges of SPI CS and the edges of	Configuration
			SCLK.	dependent
			The actual duration is	
			$\frac{\text{SCLK period}}{2} \times (\text{CS2SCLK} + 1)$	
CSHT	11:8	RW	The minimum time that SPI CS should stay HIGH.	Configuration
			The actual duration is	dependent
			$\frac{\text{SCLK period}}{2} \times (\text{CSHT} + 1)$	
SCLK_DIV	7:0	RW	The clock frequency ratio between the clock source and SPI	Configuration
			interface SCLK.	dependent
			SCLK period =	
			$\Big((\text{SCLK\_DIV} + 1) \times 2\Big) \times (\text{Period of the SPI clock source})$	
			The SCLK_DIV value oxff is a special value which indicates that	
			the SCLK frequency should be the same as the $\ensuremath{\texttt{spi\_clock}}$	
			frequency.	

## 34.3.15 SPI Memory Access Control Register (0x50)

This register defines the SPI command issued for memory-mapped AHB/EILM read accesses.

The memory-mapped AHB/EILM read accesses should not be on-going while programming this register or the SPI Interface Timing Register (0x40). The AHB/EILM accesses could be resumed when the MemCtrlChg bit is cleared.

IPUG528-1.1E 362(403)

**Table 34-16 SPI Memory Access Control Register** 

Name	Bit	Туре	Description	Reset
Reserved	31:9	-	-	-
MemCtrlChg	8	RO	This bit is set when this register (0x50) or the SPI Interface Timing Register (0x40) is written; it is automatically cleared when the new programming takes effect.	o
Reserved	7:4	-	-	-
MemRdCmd	3:0	RW	Selects the SPI command for serving the memory-mapped reads on the AHB/EILM bus  The command encoding table is listed in Table 17.  The latency of each command is listed in Table 18.	Configuration dependent

Table 34-17 Supported SPI Read Commands for Memory-Mapped AHB/EILM Reads

MemRdCmd	Command	Address	Dummy	Data
0	охоз	3 bytes in Regular mode	N/A	Regular mode
1	oxoB	3 bytes in Regular mode	1 byte in Regular mode	Regular mode
2	охзВ	3 bytes in Regular mode	1 byte in Regular mode	Dual mode
3	ox6B	3 bytes in Regular mode	1 byte in Regular mode	Quad mode
4	oxBB	(3-byte address + 1-byte 0) in Dual mode	N/A	Dual mode
5	oxEB	(3-byte address + 1-byte 0) in Quad mode	2 bytes in Quad mode	Quad mode
6-7	Reserved	-	-	-
8	0x13	4 bytes in Regular mode	N/A	Regular mode
9	oxoC ffic	4 bytes in Regular mode	1 byte in Regular mode	Regular mode
10	ох3С	4 bytes in Regular mode	1 byte in Regular mode	Dual mode
11	ox6c elea	4 bytes in Regular mode	1 byte in Regular mode	Quad mode
12	oxBC	(4-byte address + 1-byte 0) in Dual mode	N/A	Dual mode
13	oxEC	(4-byte address + 1-byte 0) in Quad mode	2 bytes in Quad mode	Quad mode
14-15	Reserved		•	

IPUG528-1.1E 363(403)

Table 34-18 Latency of a 4 Bytes Data Transfer through the AHB/EILM Memory Read Port

Command	Non-sequential	Sequential (prefetched*)	
охоз	8 BUS_CLK + 10 SPI_CLK + 64 SCLK	3 BUS_CLK + 32 SCLK	1 BUS_CLK
oxoB	8 BUS_CLK + 10 SPI_CLK + 72 SCLK	3 BUS_CLK + 32 SCLK	1 BUS_CLK
охзВ	8 BUS_CLK + 10 SPI_CLK + 56 SCLK	3 BUS_CLK + 16 SCLK	1 BUS_CLK
ox6B	8 BUS_CLK + 10 SPI_CLK + 48 SCLK	3 BUS_CLK + 8 SCLK	1 BUS_CLK
oxBB	8 BUS_CLK + 10 SPI_CLK + 40 SCLK	3 BUS_CLK + 16 SCLK	1 BUS_CLK
oxEB	8 BUS_CLK + 10 SPI_CLK + 28 SCLK	3 BUS_CLK + 8 SCLK	1 BUS_CLK
0x13	8 BUS_CLK + 10 SPI_CLK + 72 SCLK	3 BUS_CLK + 32 SCLK	1 BUS_CLK
oxoC	8 BUS_CLK + 10 SPI_CLK + 80 SCLK	3 BUS_CLK + 32 SCLK	1 BUS_CLK
ох3С	8 BUS_CLK + 10 SPI_CLK + 64 SCLK	3 BUS_CLK + 16 SCLK	1 BUS_CLK
ox6C	8 BUS_CLK + 10 SPI_CLK + 56 SCLK	3 BUS_CLK + 8 SCLK	1 BUS_CLK
oxBC	8 BUS_CLK + 10 SPI_CLK + 44 SCLK	3 BUS_CLK + 16 SCLK	1 BUS_CLK
oxEC	8 BUS_CLK + 10 SPI_CLK + 30 SCLK	3 BUS_CLK + 8 SCLK	1 BUS_CLK

BUS\_CLK: bus (AHB or EILM) clock cycle; SPI\_CLK: spi\_clock clock cycle; SCLK: SCLK clock cycle

## 34.3.16 SPI Slave Status Register (0x60)

The Slave Status Register keeps slave statuses. An SPI master can get these statuses by issuing status-reading commands.

IPUG528-1.1E 364(403)

<sup>\*</sup> The memory-mapped accesses are prefetched to speed up sequential accesses.

Table 34-19 SPI Slave Status Register

Name	Bit R	Ctype	Description	Reset
Reserved	31:19	-	-	-
UnderRun	18	W <sub>1</sub> C	Data underrun occurs in the last transaction	0
OverRun	17	W <sub>1</sub> C	Data overrun occurs in the last transaction	0
Ready	16	RW	Set this bit to indicate that the ATCSPI200 is ready for	0
			data transaction.	
			When an SPI transaction other than slave	
			status-reading command ends, this bit will be cleared $% \left( -1\right) =-1$	
			to 0.	
USR_Status	15:0	RW	User defined status flags	0

## 34.3.17 SPI Slave Data Count Register (0x64)

This register shows the data count of the read/write transactions in the slave mode. Data register is accessed based on the data count information.

Table 34-20 SPI Slave Data Count Register

Name	Bit	Туре	Description	Reset
Reserved	31:25	-	-	
WCnt	24:16	RO	Slave transmitted data count	o
Reserved	15:9	-	-	•
RCnt	8:o	RO	Slave received data count	0

IPUG528-1.1E 365(403)

# 34.3.18 Configuration Register (0x7C)

**Table 34-21 Configuration Register** 

Name	Bit	Type	Description	Reset			
Reserved	31:15	JMC	iai	<u>,</u> -			
Slave	14	Relea	ase L. awal	Configuration			
		RO	Support for SPI Slave mode	dependent			
EILMMem	13	RO	Support for memory-mapped access (read-only)	Configuration			
		RO	through EILM bus	dependent			
AHBMem	12	RO	Support for memory-mapped access (read-only)	Configuration			
		1.0	through AHB bus	dependent			
DirectIO	11	RO	Support for Direct SPI IO	Configuration			
				dependent			
Reserved	10	-	-	-			
QuadSPI	9	RO	Support for Quad I/O SPI	Configuration			
		KO		dependent			
DualSPI	8	RO	Support for Dual I/O SPI	Configuration			
				dependent			
Reserved	7:6	-	-	-			
TxFIFOSize	5:4	RO	Depth of TX FIFO	Configuration			
			oxo: 2 words	dependent			
			ox1: 4 words				
			ox2: 8 words				
			0x3: 16 words				
Reserved	3:2	-	-	-			
RxFIFOSize	1:0	RO	Depth of RX FIFO	Configuration			
			oxo: 2 words	dependent			
			ox1: 4 words				
			ox2: 8 words				
			ox3: 16 words				
	_	_	-	_ <del>.</del>			

# 34.4 Hardware Configuration Options

The ATCSPI200 controller provides the following configuration options to select the hardware features. The configuration result can be read from the Configuration Register (0x7C).

IPUG528-1.1E 366(403)

#### 34.4.1 Address Width

Define the following macro to set the AHB address width to 24-bit. Default address width is 32-bit.

`define ATCSPI200\_ADDR\_WIDTH\_24

#### **34.4.2** Dual I/O Mode

Define ATCSPI200\_DUALSPI\_SUPPORT to support the dual I/O mode.

`define ATCSPI200\_DUALSPI\_SUPPORT

#### 34.4.3 Quad I/O Mode

Define ATCSPI200\_QUADSPI\_SUPPORT to support both dual I/O mode and quad I/O mode.

`define ATCSPI200\_QUADSPI\_SUPPORT

## 34.4.4 TX FIFO Depth

Define ATCSPI200\_TXFIFO\_DEPTH\_nW to identify the TX FIFO depth, where n could be 2, 4, 8, and, 16. The default depth is 2 words.

For example, define the TX FIFO depth to 4 words by:

'define ATCSPI200 TXFIFO DEPTH 4W

## 34.4.5 RX FIFO Depth

Define ATCSPI200\_RXFIFO\_DEPTH\_nW to identify the RX FIFO depth, where n could be 2, 4, 8, and, 16. The default depth is 2 words.

For example, define the RX FIFO depth to 4 words by:

`define ATCSPI200\_RXFIFO\_DEPTH\_4W

#### 34.4.6 Direct IO Control

Define ATCSPI200\_DIRECT\_IO\_SUPPORT to enable Direct IO control.

`define ATCSPI200 DIRECT IO SUPPORT

IPUG528-1.1E 367(403)

#### 34.4.7 Memory-Mapped Access Support

The ATCSPI200 provides a memory-mapped access interface. The interface can be either AHB bus or EILM bus.

Define ATCSPI200\_AHB\_MEM\_SUPPORT to allow memory-mapped read accesses on the AHB bus.

`define ATCSPI200\_AHB\_MEM\_SUPPORT

Define ATCSPI200\_EILM\_MEM\_SUPPORT to allow memory-mapped read accesses on the EILM

bus.

`define ATCSPI200\_EILM\_MEM\_SUPPORT

#### 34.4.8 Slave Mode

Define ATCSPI200\_SLAVE\_SUPPORT to support the SPI Slave mode.

'define ATCSPI200 SLAVE SUPPORT

## 34.4.9 AHB Register Port

Define ATCSPI200\_REG\_AHB to change the register file programming port to AHB. The default programming port is APB.

`define ATCSPI200\_REG\_AHB

## 34.4.10 Memory-Mapped AHB/EILM Read

Define ATCSPI200\_MEM\_RDCMD\_DEFAULT to specify the reset value of the MemRdCmd field in the SPI Memory Access Control Register (0x50). For example, define the reset value to 1 by:

'define ATCSPI200 MEM RDCMD DEFAULT 4'd1

## 34.4.11 SPI Interface Timing Parameters

Define following macros to specify the reset values of the CS2SCLK, CSHT, and SCLK\_DIV fields in the SPI Interface Timing Register (0x40). For example:

`define ATCSPI200\_CS2CLK\_DEFAULT 3'h0
`define ATCSPI200\_CSHT\_DEFAULT 3'h2

IPUG528-1.1E 368(403)

#### `define ATCSPI200\_SCLKDIV\_DEFAULT 8'h10

# 34.5 Programming Sequence

This chapter describes the programming sequence to initiate SPI transfers via the register programming. The register programming should not be performed while the memory-mapped reads on the AHB/EILM bus is active. Similarly, the memory-mapped read operation should not be performed when the register programming is in progress.

#### 34.5.1 SPI Write with DMA

The following sample programming sequence sets up the controller for

- Transmitting two-byte address and 8-bit data width,
- Total transmission count of 16.
- Merging data from four bytes to one word,
- DMA data transfer with hardware handshaking,
- Triggering interrupts at the end of the SPI transfer,
- SPI SCLK frequency being half of the SPI clock source frequency,
- Issuing the 'Page-Program' command (0x02) to the ROM.

#### SPI transfer format setup

- 1. Read TX/RX FIFO depth in the Configuration Register (0x70).
- 2. Wait for the previous SPI transfer to finish by waiting for the SPIActive bit of the SPI Status Register (0x34) to become zero.
- 3. Set the SPI Transfer Format Register (0x10) as follows:

```
AddrLen = 1 (address length – 1)

DataLen = 7 (data length – 1)

DataMerge = 1

Reset values for other fields
```

4. Set the SPI Transfer Control Register (0x20) as follows:

```
CmdEn = 1

AddrEn = 1

TransMode = 1 (write only)

WrTranCnt = 15 (total transmission count – 1)

Reset values for other fields
```

IPUG528-1.1E 369(403)

- 5. Set the SPI Control Register (0x30) to enable DMA, reset the TX FIFO, and specify the TX FIFO threshold according to the TX FIFO configuration, e.g., half of the TX FIFO depth.
- 6. Set the SPI Interrupt Enable Register (0x38) to enable the EndIntEn interrupt.
- 7. Set the SPI Interface Timing Register (0x40) to set SCLK\_DIV to 0.

#### SPI transfer execution

- 8. Set DMA controller to move data from memory to the SPI Data Register (0x2C).
- 9. Set the SPI Address Register (0x28).
- 10. Write the 'Page-Program' command (0x02) to the SPI Command Register (0x24) to trigger the SPI transfer. The encoding of the command may be different depending on SPI devices.
- 11. Wait the EndInt interrupt by checking the EndInt bit of the SPI Interrupt Status Register (0x3C).
- 12. Write one to clear the EndInt bit of the SPI Interrupt Status Register (0x3C).

#### 34.5.2 SPI Read with DMA:

The following sample programming sequence sets up the controller for

- Receiving 16 bytes from a two-byte address,
- Merging data from four bytes to one word,
- DMA data transfer with hardware handshaking,
- Triggering interrupts at the end of SPI transfer,
- SPI SCLK frequency being half of the SPI clock source frequency,
- Issuing the 'Read-Data' command (0x03) to a ROM.

#### SPI transfer format setup

- 1. Check TX/RX FIFO depth in the Configuration Register (0x70).
- 2. Wait for the previous SPI transfer to finish by waiting for the SPIActive bit of the SPI
- 3. Status Register (0x34) to become zero.
- 4. Set the SPI Transfer Format Register (0x10) as follows:

```
AddrLen = 1 (address length -1)

DataLen = 7 (data length -1)
```

IPUG528-1.1E 370(403)

DataMerge = 1

Reset values for other fields

5. Set the SPI Transfer Control Register (0x20) as follows:

CmdEn = 1

AddrEn = 1

TransMode = 2 (read only)

RdTranCnt = 15 (total transmission count -1)

Reset values for other fields

- 6. Set the SPI Control Register (0x30) to enable DMA and specify the RX FIFO threshold.
- 7. Set the SPI Interrupt Enable Register (0x38) to enable the EndIntEn interrupt.
- 8. Set the SPI Interface Timing Register (0x40) to set SCLK\_DIV to 0.

#### SPI transfer execution

- Set DMA controller to move data from the SPI Data Register (0x2C) to memory.
- 10. Set the SPI Address Register (0x28).
- 11. Write the 'Read-Data' command (0x03) to the SPI Command Register (0x24) to trigger the SPI transfer. The encoding of this command may be different depending on SPI devices.
- 12. Wait for the EndInt interrupt by checking the EndInt bit of the SPI Interrupt Status Register (0x3C).
- 13. Write one to clear the EndInt bit of the SPI Interrupt Status Register (0x3C).

## 34.5.3 Stopping SPI Activities Initiated by the Memory-Mapped

#### Interface

The memory-mapped interface (EILM/AHB) translates bus reads to SPI accesses on the SPI interface. The interface is optimized to speed up sequential accesses. The ATCSPI200 controller always prefetches sequential data words from SPI devices until RX FIFO is full, where it stops the activity by pausing SPI SCLK while keeping SPI CS still asserted. The data transfer would be resumed without restarting a new SPI request with the command and address phases, if subsequent accesses on the memory

IPUG528-1.1E 371(403)

interfaces are sequential and the RX FIFO full condition is cleared. Otherwise, the controller will end the current transfer to start a new transfer with the new non-sequential address. The controller also ends the current transfer if there is a new request made through the register programming interface.

To keep SPI CS from being asserted for too long without activity, the following actions can be explicitly performed to deassert SPI CS and make the controller leave the active memory-mapped access state when no more memory-mapped accesses will be performed soon. Please note that once the memory-mapped interface is active, the controller protects the FIFOs from being interfered by register programming, so a three-step procedure is required:

- 1. Read the current value of SPI Memory Access Control Register (0x50).
- 2. Write back the value to the SPI Memory Access Control Register (0x50).
- 3. Wait until MemCtrlChg becomes 0.

For product ID 0x02002044 or above, the SPI controller will automatically deassert SPI CS, clear RX FFIFO and return to the idle state if the memory-mapped interface has been quiet for some time. The exact condition is when RX FIFO and the internal serial-to-parallel shift registers are both full and there are no more incoming memory-mapped reads.

After ATCSPI200 is brought back to the idle state either automatically or by the three-step procedure, any normal operation can be performed later. Just follow the recommended flow described herein respectively.

## 34.5.4 Receiving Data from SPI Masters

Assuming that the SPI transfer format is:

- 8-bit data width,
- quad write command (0x54),
- 20 bytes are transferred.

Since the data merging is enabled by default, this will correspond to 5 data accesses to the Data Register.

- 1. Reset the RX FIFO by writing one to the RXFIFORST bit and wait the RXFIFORST bit to be cleared to 0.
- Set the RX FIFO threshold (RXTHRES) in the SPI Control Register (0x30) according to the RX FIFO configuration, e.g., half of the RX FIFO depth.
- 3. Set the SPI Interrupt Enable Register (0x38) to enable the slave

IPUG528-1.1E 372(403)

command interrupt (SlvCmdEn), receive FIFO threshold interrupt (RXFIFOIntEn), and transfer end interrupt (EndIntEn).

- 4. In the interrupt service routine:
  - a) Wait for the Slave Command interrupt by checking the SlvCmdInt bit of the SPI Interrupt Status Register (0x3C).
- i. Prepare to handle the received SPI request as recorded in the SPI Command Register (0x24).
- ii. Write one to clear the SIvCmdInt bit of the SPI Interrupt Status Register (0x3C).
  - b) Wait for the RX FIFO interrupt by checking the RXFIFOInt bit of the SPI Interrupt Status Register (0x3C).
- i. Pop words from the SPI Data Register (0x2C) according to the RX FIFO threshold (RXTHRES) setup.
- ii. Write one to clear the RXFIFOInt bit of the SPI Interrupt Status Register (0x3C).
  - c) Wait for transfer end interrupt by checking the EndInt bit of the SPI Interrupt Status Register (0x3C).
- i. Check the RX FIFO entries (RXNUM) of the SPI Status Register (0x34).
- ii. Pop all words from the SPI Data Register (0x2C).
- iii. Write one to clear the EndInt bit of the SPI Interrupt Status Register (0x3C).

## 34.5.5 Transmitting Data to SPI Masters

The SPI master should arrange the slave to make data ready for transmission before submitting read commands. Assuming this is done through a user-defined command to indicate the address offset and data count of the next read transfer.

The user-defined command is followed by the read status command (0x05) to check for the progress of the slave in the processing of the user-defined commands (whether or not the data that the user-defined command asks for is ready).

Finally, the SPI master issues a data read command to initiate the data transfer. Assuming the data transmission format is:

- 8-bit data width,
- quad read command (0x0E),
- the user-defined command ask for 32 bytes of data to be transferred.

IPUG528-1.1E 373(403)

Since the data merging is enabled by default, this will correspond to 8 data accesses to the Data Register.

 When receiving the user-defined command which asks for 32-bytes of data,

Reset the TX FIFO by writing one to the TXFIFORST bit and wait the TXFIFORST cleared to 0.

Set the TX FIFO threshold (TXTHRES) in the SPI Control Register (0x30) according to the TX FIFO configuration, e.g., half of the TX FIFO depth.

Prepare the requested data (8 words = 32 bytes) and fill a number of words larger than the TXTHRES setup into the SPI Data Register (0x2C).

Set the SPI Interrupt Enable Register (0x38) to enable the slave command interrupt (SIvCmdEn), transmit FIFO threshold interrupt (TXFIFOIntEn), transfer end interrupt (EndIntEn).

Set the Ready bit in the SPI Slave Status Register (0x60).

2. In the interrupt service routine:

Wait for the Slave Command interrupt by checking the SlvCmdInt bit of the SPI interrupt Status Register (0x3C).

- i. Verify that the received command is a read command by checking the SPI command Register (0x24).
- ii. Write one to clear the SlvCmdInt bit of the SPI Interrupt Status Register 0x3C).
- Wait for the TX FIFO interrupt by checking the TXFIFOInt bit of the SPI Interrupt Status Register (0x3C).
- i. Fill a number of words larger than the TXTHRES setup into the SPI Data Register (0x2C).
- ii. If the data count of the read transfer has been completely filled into the Data Register, clear the transmit FIFO threshold interrupt (TXFIFOIntEn) in the SPI Interrupt Enable Register (0x38) to avoid a redundant interrupt.
- iii. Write one to clear the TXFIFOInt bit of the SPI Interrupt Status Register (0x3C).
- Wait for transfer end interrupt by checking the EndInt bit of the SPI Interrupt Status Register (0x3C).
- i. Write one to clear the EndInt bit of the SPI Interrupt Status Register (0x3C).

IPUG528-1.1E 374(403)

# 34.6 Integration Guideline

This chapter describes the integration guideline for the ATCSPI200 controller. General integration guidelines are listed in the bullets below and special requirements for the slave mode, clock enable signals, clock gating cell, and DFT considerations are described in the subsections.

General integration guidelines for the ATCSPI200 controller are:

- eilm\_clk, hclk, and pclk must be synchronous;
- eilm\_clk frequency ≥ hclk frequency;
- In the chip-level environment, spi\_clk\_in, spi\_clk\_out and spi\_clk\_oe
  must be connected to the I/O pad of SCLK as shown in Figure 34-10
  SCLK I/O Pad;
- In master mode, the slave device samples/returns data based on the observed clock SCLK in the chip-level environment (or spi\_clk\_out in the block-level environment). As a result, a generated clock derived from spi\_clock is created on SCLK (or spi\_clk\_out) with PAD delay as the reference clock of set\_input\_delay/set\_output\_delay commands. (The set\_input\_delay/set\_output\_delay commands of Synopsys DesignCompiler, have the -reference\_pin option for this kind of source synchronization design. However, to support Cadence RTL Compiler as well, the traditional generated clock approach is used here.)
- Like the previous step, another generated clock derived from the divided spi\_clock is also created to analyze the SCLK DIVIDER path;
- Since spi\_clk\_in is looped back from SCLK (or spi\_clk\_out), spi\_clk\_in should be created as a generated clock derived from SCLK (or spi\_clk\_out) with PAD delay;
- In Figure 34-11 Relation Between SCLK Domain and spi\_clock Domain, the path between spi\_in\_r and the shift register is only valid when SCLK DIVIDER is used. In this case, one SCLK period corresponds to ((SCLK\_DIV+1)\*2) periods of spi\_clock. The shift register will only flop data at the correct spi\_clock edge corresponding to the SCLK cycle. As a result, this path should be set as a ((SCLK\_DIV\_MIN+1)\*2) multicycle path where SCLK\_DIV\_MIN represents the smallest possible SCLK\_DIV value in the system;
- In Figure 34-11 Relation Between SCLK Domain and spi\_clock
   Domain, d1\_r is only used when SCLK\_DIV = 0xff. As a result, the paths from the divided spi\_clock domain to d1\_r can be set false paths.
- (DataLen + 1)/(SPI IO width) must be greater than 1, where the SPI IO width is 2 for the dual mode and 4 for the quad mode;
- The controller cannot be accessed concurrently by register programming and memory-mapped accesses.

IPUG528-1.1E 375(403)

Figure 34-10 SCLK I/O Pad





Figure 34-11 Relation Between SCLK Domain and spi\_clock Domain



## 34.6.1 SCLK Frequency

Based on the current design, the frequency of SPI SCLK should be smaller than or equal to 1/4 of the spi\_clock frequency. As a result, the remote SPI master should drive SCLK no faster than 1/4 of the spi\_clock frequency:

SCLK frequency  $\leq \frac{1}{4}$  (Slave spi\_clock frequency)

## 34.6.2 Time between the Edges of SPI CS to the First Edge of SCLK

The minimum time between the edges of SPI CS and the first edge of SCLK should be larger than 2 \* period of spi\_clock.

## 34.6.3 Clock Enable Signal

The ATCSPI200 design has several clock enable input signals. A Foo

IPUG528-1.1E 376(403)

to Bar clock enable signal indicates valid Bar-domain clock cycles to sample and update the Foo clock domain signals when the Bar clock frequency is a multiple of the Foo clock frequency. The clock enable signal must assert for one Bar clock cycle for each Foo clock cycle. An example is illustrated in Figure 34-12 ATCSPI200 Clock Enable Signal for 4:1 AHB-to-APB Clock Ratio for the case that the AHB frequency is 4 times of the APB frequency. For the special case that AHB clock and APB clock are identical, the clock enable signal must be a constant HIGH.




Figure 34-12 ATCSPI200 Clock Enable Signal for 4:1 AHB-to-APB Clock Ratio

## 34.6.4 Clock Gating Cell

There is one clock gating cell model in the ATCSPI200 design. The model is located at \$NDS\_HOME/andes\_ip/macro/hdl/gck.v. It is a latch based clock gating cell. The RTL modeling of gck.v is synthesizable. However, integrated clock gating cells from the standard library is preferred to better control clock skews.

The synthesis script automatically scans the standard cell library for an integrated clock gating cell that matches gck.v's behavior. A gck\_autogen.v file will be created under the script directory if such a cell is found in the standard library. Please double check the correctness of the cell.

If the heuristic fails, it will fall back to let the synthesizer synthesize the gck.v. One could still modify gck.v to instantiate a proper integrated clock gating cell if the cell in question cannot be found by the synthesis script.

The synthesis script selects clock gating cells according to the following rule: it scans the library

to find all cells that have attribute clock\_gating\_integrated\_cell and the value of the attribute is latch\_posedge\_precontrol. For example,

IPUG528-1.1E 377(403)

```
# .lib file
cell (GCK_VENDOR_CELL) {
...
clock_gating_integrated_cell : "latch_posedge_precontrol";
...
}
```

When there are multiple cells found in the library, the one with the smallest leakage power is selected. The script then connects the pins through these attributes in the library:

clock\_gate\_clock\_pin, clock\_gate\_enable\_pin, clock\_gate\_test\_pin
and

clock\_gate\_out\_pin.

Figure 34-13 Clock Gating Logic for Simulation and Synthesis shows how the gck module should look like in case the synthesis script fails or you

want to generate gck.v manually.

Figure 34-13 Clock Gating Logic for Simulation and Synthesis

```
module gck (clk_out, clk_en, clk_in, test_en);
                   // clock input
input clk_in;
input clk_en;
                     // gated clock signal
                     // enable shifting scan data
input test en;
output clk out; cla // clock output
ifdef SYNTHESIS 350
   GCK_VENDOR_CELL gck (
         .Q(clk_out),
          .E(clk_en),
          .TE(test_en),
          .CK(clk in)
          );
else
   // gated clock behavior code:
   // FPGA note: this code is synthesizable under
   // FPGA with FixGatedClock support.
      reg latch_out;
      always @(clk_in or clk_en or test_en)
          if (~clk in)
              latch out <= clk en | test en;
      // clock gating occurs at the negedge of clk in.
      assign clk_out = clk_in & latch_out;
endif //SYNTHESIS
endmodule
```

IPUG528-1.1E 378(403)

Figure 34-14 Clock Gating Cell Diagram with Waveform further depicts the requirement for the clock gating cell. The internal latch of the clock gating cell should be in the transparent mode when clock is low and in the latch mode when clock is high.

scan\_enable | Q | Clk\_en | Release | GB | GatedClk |

CLK | EN | latch\_mode | latch\_out | GatedClk |

Figure 34-14 Clock Gating Cell Diagram with Waveform

It is recommend that after the manual instantiation of the gck cell, a formal equivalence checking is performed to make sure that the selected cell matches the behavior code. However, unless gck cells with <a href="mailto:latch\_posedge\_precontrol">latch\_posedge\_precontrol</a> is used, the equivalence checking will most likely not match.

#### 34.6.5 DFT Considerations

The ATCSPI200 design provides scan\_test and scan\_enable input pins to control its behavior under ATPG test.

The scan\_test pin should be asserted (Active-High) during the entire session of the ATPG test mode. There is a loop-back clock path in the ATCSPI200 design as shown in Figure 34-15 ATCSPI200 Design for ATPG Test. The loop-back clock should be controllable under the ATPG test mode to enhance the ATPG coverage. With the scan\_test pin being HIGH for the entire duration of the ATPG test mode, the flops in the loop-back clock domain will be clocked by spi\_clock and be immune to the changes of spi\_clk\_oe and spi\_clk\_out pins.

The scan enable pin should only be active high during the ATPG


IPUG528-1.1E 379(403)

scan/shift phase, such that all clocks are turned on and ATPG test patterns and results can be shifted through the scan chains. The clock gating logic is disabled (clock running freely) when scan\_enable is active. The scan\_enable pin is off during ATPG capture phase to allow observabilities for clock gating enable pins.

The DFT tools need to be informed about the usage of these two signals using the sample commands listed below.

set\_dft\_signal -view existing\_dft -port scan\_enable -type ScanEnable set\_dft\_signal -view existing\_dft -port scan\_test -type TestMode

Figure 34-15 ATCSPI200 Design for ATPG Test



IPUG528-1.1E 380(403)

# 35 ATCUART100

### 35.1 Introduction

The ATCUART100 is a Universal Asynchronous Receiver/Transmitter (UART) controller.

#### 35.1.1 Features

- AMBA 2.0 APB interface for registers access
- Hardware configurable 16, 32, 64 and 128 bytes transmit/receive FIFOs
- Over-sampling frequency is programmable (even multiples ranging from 8x to 32x)
- Programming sequence compatible with the 16C550D UART
  - Supports 5 to 8 bits per character
  - Supports 1, 1.5 and 2 STOP bits
  - Supports even, odd and stick parity bits
  - Supports DMA function
  - Supports programmable baud rate
  - Supports modem control interface
  - Supports complete status reporting capabilities
  - Supports line breaks, parity errors, framing errors and data overrun detection

## 35.1.2 Block Diagram

Figure 35-1 ATCUART100 Block Diagram shows the block diagram of ATCUART100:

IPUG528-1.1E 381(403)




Figure 35-1 ATCUART100 Block Diagram

The ATCUART100 controller is a serial communication controller which provides asynchronous serial interface for a peripheral device or a modem. The controller comprises a transmitter, a receiver, a Baud Rate Generator, a Modem Controller, a Register File and an APB interface, as shown in Figure 34-1.

#### 35.1.3 Transmitter

The transmitter comprises a Transmitter FIFO (TX FIFO), a Transmitter Shift Register (TSR), and a Transmitter Controller (TX controller). The TX FIFO holds data to be transferred through the serial interface. The TX FIFO can store up to 128 characters depending on hardware configurations and programming settings. The TSR reads a character from the TX FIFO for the next transmission. The TSR functions as a parallel-to-serial data converter, converting the outgoing character to serial bit streams. For each character transmission, the TX Controller generates a START bit, an optional parity bit, and some number of STOP bits. The generation of parity bit and STOP bit can be programmed by the Line Control Register. The TX FIFO is by default a one entry buffer called Transmitter Holding Register (THR). It needs to be enabled to work in multi-entry FIFO mode (FIFOE in the FIFO Control Register).

#### 35.1.4 Receiver

The receiver comprises a Receiver FIFO (RX FIFO), Receiver Shift Register (RSR), and a Receiver Controller (RX Controller). The RX Controller uses the oversampling clock generated by Baud Rate Generator

IPUG528-1.1E 382(403)

to perform sampling at the center of each bit transmission. The received bits are shifted into the RSR for serial-to-parallel data conversion and the received character is stored into the RX FIFO. The RX FIFO is by default a one entry buffer called the Receiver Buffer Register (RBR). It needs to be enabled to work in multi-entry FIFO mode (FIFOE in the FIFO Control Register) with up to 128 characters depending on hardware configurations. The RX controller also detects some error conditions for each data transmission including parity error, framing error, data overrun, or line break.

#### 35.1.5 Baud Rate Generator

The Baud Rate Generator takes the UART clock (uclk) as the source clock and divides it by a divisor. The divisor value is 16-bit in size and stored in two separate programming registers, each holding an 8-bit value. The most significant byte (MSB) is held in the Divisor Latch MSB (DLM) register and the least significant byte (LSB) is held in the Divisor Latch LSB (DLL) register.

The ratio of the sampling clock frequency to the baud rate is the oversampling ratio, which is stored in the Over Sample Control Register (OSCR). The default value for OSCR is 16. This is typically good enough and do not need further adjustment.

The formula for the divisor value is as follows:

The divisor value = the frequency of uclk / (desired baud rate  $\times$  OSCR)

The oversampling clock is used by the RX controller to detect the leading edge of the START bit and to sample the data at the center of each bit transfer. Assume that the oversampling ratio is 16. The RX controller uses the oversampling clock to operate a counter, which starts counting from 1 to 16 after a falling edge of SIN (beginning of a START bit) is detected. The RX controller samples the value of SIN as a data bit when the counter value is 8. The counter will be reset to 1 after its value reaches 16 for sampling the next bit. The process repeats until the STOP bit is received. The oversampling clock is also used by the TX controller to generate its output data stream.

The oversampling technique provides better tolerance of clock variation. Suppose that:

- T is the period of one bit transmission as perceived by the ATCUART100 Rx Controller.
- $\bullet$   $T_{\text{transmitter}}$  is the period of one bit transmission of the transmitter.
- N is the bit number for one frame of data the START bit, data bits, parity bit (if any), and the STOP bit(s).

IPUG528-1.1E 383(403)

Then, the clock period tolerance for  $T_{\text{transmitter}}$  is as follows:

$$\frac{(0.5 - \frac{1}{OSCR})}{N}$$
) ×  $T \leq T_{\text{transmitter}} \leq (NN - 0.5)/(N - 1) \times T$ 

Since T is the inverse of the baud rate, the actual baud rate generated by this controller in relation to the actual baud rate of the transmitter (the tolerance factor) can be within the range below:

$$\frac{(0.5 - \frac{1}{OSCR})}{N}$$
)  $\leq \frac{Actual\ Baud\ Rate}{Actual\ Transmitter\ Baud\ Rate} \leq (N - 0.5)/(N - 1)$ 

If the character has one START bit, 8 data bits, one parity bit and one STOP bit, then N is 11 (1 + 8 + 1 + 1). The tolerance factor is from 0.9602 to 1.05. The table below shows clock tolerance factors as percentage of the actual Transmitter Baud Rates for typical values of N and OSCR.

OSCR	N=9	N=10	N=11	N=12
8	95.83% - 106.25%	96.25% - 105.56%	96.59% - 105.00%	96.88% - 104.55%
16	95.14% - 106.25%	95.63% - 105.56%	96.02% - 105.00%	96.35% - 104.55%
32	94.79% - 106.25%	95.31% - 105.56%	95.74% - 105.00%	96.09% - 104.55%

**Table 35-1 Clock Variation Tolerance Factor** 

#### 35.1.6 Modem Controller

The Modem Controller provides the modem control function. Furthermore, an auto flow control function is provided to reduce the software management effort.

The flow control of UART can be achieved by the RTS/CTS handshaking. Without the flow control, overrun errors may occur when the data transmission rate exceeds the data consumption rate. The flow control guarantees that the data transmission will not proceed unless the receiver has enough space to accept the data.

The auto flow control function of ATCUART100 comprises auto-RTS and auto-CTS. The former is for the incoming data while the latter is for the outgoing data.

With auto-RTS, the RTS output of the controller should be connected to the CTS input of the other end of the UART connection.

- When the receiver FIFO ≥ n 1, the RTS is de-asserted.
- When the receiver FIFO < n − 1, the RTS is automatically asserted to request the other end of the UART connection to send more data.
- n is the depth of the FIFO.

IPUG528-1.1E 384(403)

With auto-CTS, the CTS input of the controller is connected to the RTS output of the other end of the UART connection. The UART controller waits for the assertion of CTS before sending the next character. To stop the controller from transmitting the next character, CTS must be de-asserted before the STOP bit of the current character.

## 35.1.7 Loopback Mode

The ATCUART100 provides a loopback mode for diagnostic testing without connecting an external device. When the loopback mode is enabled, the behavior of the controller is as follows:

- The output signals (uart\_sout, modem\_rtsn, modem\_dtrn, uart\_out1n, uart\_out2n) are disconnected from the TX Controller and driven HIGH to avoid confusing the other end of the serial connection in case the connection exists.
- The input signals (uart\_sin, modem\_ctsn, modem\_dsrn, modem\_rin, modem\_dcsn) are disconnected from the RX Controller and ignored.
- The TX Controller output values originally intended for the uart\_sout output signals is routed internally to replace the input signal of uart\_sin for the RX Controller, so every bit sent by the TX Controller is looped back and received by the RX controller.
- The Modem Controller output values which are intended for the (modem\_rtsn, modem\_dtrn, uart\_out1n, and uart\_out2n) signals are routed internally to replace the input signals of (modem\_ctsn, modem\_dsrn, modem\_rin, and modem\_dcsn) for the Modem Controller.

The value written to the Transmitter Holding Register will be internally received by the Receiver Buffer Register and the value written to the Modem Control Register (bit3~bit0) will be routed to the Modem Status Register (bit7~bit4). The entire bit transmission path is exercised in the loopback mode, only the input/output port is isolated from the diagnostic activity. The relationship between the bit fields in the Modem Control Register and those in the Modem Status Register are illustrated in Figure 35-2 Relationship between MCR and MSR in the Loopback Mode.

Register Bit 7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0

Modem Control Register OUT2 OUT1 RTS DTR

Modem Status Register

DSR

DCD

RΙ

Figure 35-2 Relationship between MCR and MSR in the Loopback Mode

CTS

IPUG528-1.1E 385(403)

35.4 Signal Description 35.2 Signal Description

#### 35.1.8 DMA Operation

The ATCUART100 controller provides two pairs of hardware handshake signals to work with a DMA controller (e.g. AndeShape™ ATCDMAC100) for data transfer. One pair is for data reception; the other pair is for data transmission.

When the RX FIFO reaches the threshold set by the Receiver FIFO Trigger Level (RFIFOT) field of the FIFO Control Register, the UART controller will assert dma\_rx\_req to request a data transfer. The DMA controller should then transfer a character1 from the RX FIFO followed by asserting dma\_rx\_ack. Next, the UART controller de-asserts dma\_rx\_req and the DMA controller de-asserts dma\_rx\_ack. The UART controller will assert dma\_rx\_req again unless the RX FIFO is empty.

When the TX FIFO reaches the threshold set by the Transmitter FIFO Trigger Level (TFIFOT) field of the FIFO Control Register, the UART controller will assert dma\_tx\_req to request a data transfer. The DMA controller should then transfer a character2 to the TX FIFO followed by asserting dma\_tx\_ack. Next, the UART controller de-asserts dma\_tx\_req and the DMA controller de-asserts dma\_tx\_ack. The UART controller will assert dma\_tx\_req again unless the TX FIFO is full.

#### Note!

- For each dma\_rx\_req, the DMA controller should read exactly one character to avoid RX FIFO underflow, i.e., the DMA burst size should be 1.
- For each dma\_tx\_req, the DMA controller should write exactly one character to avoid TX FIFO overflow, i.e., the DMA burst size should be 1.

## 35.2 Signal Description

Table 35-2 Signal Description of ATCUART100 describes the input/output (I/O) signals of ATCUART100.

IPUG528-1.1E 386(403)

35 ATCUART100 35.2 Signal Description

Table 35-2 Signal Description of ATCUART100

Name	I/O Type	Description	
APB Bus Interface			
pelk	I	AMBA APB clock	
presetn	I	AMBA APB reset signal; active low	
psel	I	AMBA APB slave select signal from the APB decoder	
penable	I	AMBA APB enable signal	
		AMBA APB transfer direction signal	
pwrite	I	This signal indicates a write access when driven HIGH and a read access when	
		driven LOW.	
paddr[4:2]	I	AMBA APB address bus	
pwdata[31:0]	I	AMBA APB write data bus	
prdata[31:0]	0	AMBA APB read data bus	
UART Signals			
uclk³	I	UART clock source	
urstn	I	UART system reset; active low	
		UART serial input data	
uart_sin	I	When there is no communication, the uart_sin stays at 1.	

uclk<sup>3</sup> and urstn only exist when ATCUART100\_UCLK\_PCLK\_SAME is not defined. See Dual I/O Mode

IPUG528-1.1E 387(403)

Name	I/O Type	Description
uart_sout	0	UART serial output data
_		When there is no communication, the uart_sout stays at 1.
uart_outin	Offic	UART user-defined output 1; active low
uart_out2n	0	UART user-defined output 2; active low
uart_intr	(Relea	UART interrupt signal
Modem Signals		
modem_rin	I	Modem ring indicator; active low
modem_dcdn	I	Modem data carrier detect; active low
modem_dsrn	I	Modem data set ready; active low
modem_ctsn	I	Modem clear to send (CTS); active low
modem_dtrn	0	Modem data terminal ready; active low
modem_rtsn	0	Modem request to send (RTS); active low
DMA Signals		
dma_tx_req	0	DMA TX request
dma_rx_req	0	DMA RX request
dma_tx_ack	I	DMA TX acknowledgement
dma_rx_ack	I	DMA RX acknowledgement

# 35.3 Programming Model

# 35.3.1 Summary of Registers

IPUG528-1.1E 388(403)

**Table 35-3 Summary of Registers** 

Offset	Name	Description
+0x00	IdRev	ID and Revision Register
+0x04~ 0x0C	-	Reserved
+0x10	Cfg	Hardware Configure Register
+0x14	OSCR	Over Sample Control Register
+0x18~0x1C	-	Reserved
+0x20		DLAB = o
	RBR	Receiver Buffer Register (Read only)
	THR	Transmitter Holding Register (Write only)
		DLAB = 1
	DLL	Divisor Latch LSB
+0x24		DLAB = o
	IER	Interrupt Enable Register
		DLAB = 1
	DLM	Divisor Latch MSB
+ox28	IIR	Interrupt Identification Register (Read only)
	FCR	FIFO Control Register (Write only)
+ox2C	LCR	Line Control Register
+ox3o	MCR	Modem Control Register
+ox34	LSR	Line Status Register
+ox38	MSR	Modem Status Register
+ox3C	SCR	Scratch Register

The following sections describe ATCUART100 registers in detail. The abbreviations for the Type column are summarized below:

RO: read only

WO: write only

R/W: readable and writable

W1C: write 1 to clear

RC: read clear

## 35.3.2 ID and Revision Register (0x00)

This register holds the ID number and the revision number. The reset values of the two revision fields are revision dependent. This register holds

IPUG528-1.1E 389(403)

#### the ID number and the revision

Table 35-4 ID and Revision Register

Name	Bit	Туре	Description	Reset
ID	31:16	RO	ID number for ATCUART100	0x0201
Major	15:4	RO	Major revision number	Revision dependent
Minor	3:0	RO	Minor revision number	Revision dependent

## 35.3.3 Hardware Configure Register (0x10)

Table 35-5 Hardware Configure Register

Name	Bit	Type	Description	Reset
-	31:2	-	Reserved	OxO
FIFO_DEPTH	I 1:0	RO	The depth of RXFIFO and TXFIFO	
			0: 16-byte FIFO	
			1: 32-byte FIFO	Configuration dependent
			2: 64-byte FIFO	
			3: 128-byte FIFO	

## 35.3.4 Over Sample Control Register (0x14)

The Over Sample Control Register defines the clock ratio between the sampling clock and the baud rate. Please see Transmitter for details.

**Table 35-6 Over Sample Control Register** 

Name	Bit	Type	Description	Reset
-	31:5	-	Reserved	oxo
OSC	4:0	R/W	Over-sample control	0x10
			The value must be an even number; any odd value	
			writes to this field will be converted to an even value.	
			OSC = 0: The over-sample ratio is 32	
			$OSC \le 8$ : The over-sample ratio is 8	
			$8 < \mathbf{0SC} < 32$ : The over sample ratio is OSC	

## 35.3.5 Receiver Buffer Register (when DLAB = 0) (0x20)

The RBR has two modes, the FIFO mode and the BUFFER mode. Bit0 of the FIFO Control Register (FIFOE) controls the selection between these two modes. When FIFOE is 1 (FIFO mode), the RBR is a RXFIFO. The

IPUG528-1.1E 390(403)

depth of RXFIFO is configurable by the macro ATCUART100\_FIFO\_DEPTH, see The Depth of FIFO for details. When FIFOE is 0 (BUFFER mode), the RBR is just a byte buffer.

Table 35-7 Receiver Buffer Register (when DLAB = 0)

Name	Bit	Туре	Description	Reset
-	31:8	-	Reversed	oxo
RBR	7:0	RO	Receive data read port	oxo

## 35.3.6 Transmitter Holding Register (when DLAB = 0) (0x20)

The THR has two modes, the FIFO mode and the BUFFER mode. FCR bit0 (FIFOE) controls the selection between these two modes. When FIFOE is 1 (FIFO mode), the THR is a TXFIFO. The depth of TXFIFO is configurable by the macro ATCUART100\_FIFO\_DEPTH, see The Depth of FIFO for details. When FIFOE is 0 (BUFFER mode), the THR is a byte buffer.

Table 35-8 Transmitter Holding Register (when DLAB = 0)

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	охо
THR	7:0	wo	Transmit data write port	охо

## 35.3.7 Interrupt Enable Register (when DLAB = 0) (0x24)

The following table describes each field of the Interrupt Enable Register.

IPUG528-1.1E 391(403)

Name	Bit	Туре	Description	Reset
-	31:4	-	Reserved	oxo
EMSI	3	R/W	Enable modem status interrupt	oxo
			The interrupt asserts when the status of one of the	
			following occurs:	
			The status of modem_rin, modem_dcdn,	
			modem_dsrn or modem_ctsn (If the auto-cts mode is	
			disabled) has been changed.	
			If the auto-cts mode is enabled (MCR bit4 (AFE) = 1),	
			modem_ctsn would be used to control the transmitter.	
ELSI	2	R/W	Enable receiver line status interrupt	OxO
ETHEI	1	R/W	Enable transmitter holding register interrupt	0x0
ERBI	0	R/W	Enable received data available interrupt and the	0x0
			character timeout interrupt	
			o: Disable	
			1: Enable	

Table 35-9 Interrupt Enable Register (when DLAB = 0)

#### 35.3.8 Divisor Latch LSB (when DLAB = 1) (0x20)

The Divisor Latch holds the divisor value for generating the sampling clock from the UART clock source (uclk). The size of the Divisor Latch is 16 bits (two bytes) and this register holds the least significant byte of the Divisor Latch. Please see Baud Rate Generator for details. The valid value of the Divisor Latch should be between 1 and 65535 (2<sup>16</sup>-1), inclusive.

Table 35-10 Divisor Latch LSB (when DLAB = 1)

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	oxo
DLL	7:0	R/W	Least significant byte of the Divisor Latch	OX1

## 35.3.9 Divisor Latch MSB (when DLAB = 1) (0x24)

The Divisor Latch holds the divisor value for generating the sampling clock from the UART clock source (uclk). The size of the Divisor Latch is 16 bits (two bytes) and this register holds the most significant byte of the Divisor Latch. Please see Baud Rate Generator for details. The valid value of the Divisor Latch should be between 1 and 65535 (2<sup>16</sup>-1), inclusive.

IPUG528-1.1E 392(403)

Table 35-11 Divisor Latch MSB (when DLAB = 1)

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	oxo
DLM	7:0	R/W	Most significant byte of the Divisor Latch	охо

# 35.3.10 Interrupt Identification Register (0x28)

**Table 35-12 Interrupt Identification Register** 

Name	Bit	Туре	Description	Reset
-	31:8	OΠ	Reserved	oxo
FIFOED	7:6	Re	FIFOs enabled These two bits	0x0 re 1 when bit 0 of the FIFO Control
			Register (FIFO	E) is set to 1.
-	5:4	-	Reserved	oxo
INTRID	3:0	RO	Interrupt ID	OX1
			See Table 13 for	encodings

**Table 35-13 Interrupt Control Table** 

Interrupt Identification			on	Interrupt	Interment Source Description	Interrupt Reset	
Register				Туре	Interrupt Source Description	Method	
Bit3	Bit2	Bit1	Bito	Priority Level			
0	0	o	1	None	None	None	None
0	1	1	0	1	Receiver line	Overrun errors, parity errors,	Read the Line Status
					status	framing errors, or line breaks	Register (LSR)
0	1	0	0	2	Received data	If FIFOE is disabled, there is one	Read the Receiver Buffer
					available	received data available in the RBR. $$	Register (RBR)
						If FIFOE is enabled, the numbers	
						of received data available reach the	
						trigger level (RFIFOT).	
						The interrupt signal will stay active	
						until the number of data available	
						becoming smaller than the trigger	
						level.	

IPUG528-1.1E 393(403)

1	1	0	0	Relea	Character timeout	When FIFOE is enabled and no character have been removed from or input to receive FIFO and there is at least one character in receive FIFO during the last four character times.	Read the Receiver Buffer Register (RBR)
0	0	1	0	3	Transmitter Holding Register empty	If FIFOE is disabled, the 1-byte THR is empty. If FIFOE is enabled, the whole 16-byte transmit FIFO is empty.	Write the Transmitter Holding Register (THR) or Read the Interrupt Identification Register (IIR).
0	0	0	O	4	Modem status	The Modem Status Register (MSR) bit[3:0] is not 0. One of the following events occurred: Clear To Send (CTS), Data Set Ready (DSR), Ring Indicator (RI), or Data Carrier Detect (DCD)	Read the Modem Status Register (MSR)

#### Note!

When multiple events would trigger interrupts at the same time, the priority level determines the value for the INTRID field.

IPUG528-1.1E 394(403)

# 35.3.11 FIFO Control Register (0x28)

**Table 35-14 FIFO Control Register** 

Name	Bit	Туре	Description	Reset
-	31:8	Om	Reserved	oxo
RFIFOT	7:6	Rwole	Receiver FIFO trigger level	oxo
			Please refer to Table 15	
TFIFOT	5:4	wo	Transmitter FIFO trigger level	oxo
			Please refer to Table 16	
DMAE	3	wo	DMA enable	oxo
			o: Disable	
			1: Enable	
TFIFORST	2	wo	Transmitter FIFO reset	oxo
			Write 1 to clear all bytes in the TXFIFO and resets its	
			counter. The Transmitter Shift Register is not cleared.	
			This bit will automatically be cleared.	
RFIFORST	1	WO	Receiver FIFO reset	oxo
			Write 1 to clear all bytes in the RXFIFO and resets its	
			counter. The Receiver Shift Register is not cleared.	
			This bit will automatically be cleared.	
FIFOE	o	wo	FIFO enable	oxo
			Write 1 to enable both the transmitter and receiver	
			FIFOs.	
			The FIFOs are reset when the value of this bit toggles.	

Table 35-15 Receive FIFO Trigger Level

RFIFOT	RXFIFO Trigger Level							
Value	16-byte RXFIFO	32-byte RXFIFO	64-byte RXFIFO	128-byte RXFIFO				
o	Not empty	Not empty	Not empty	Not empty				
1	More than 3	More than 7	More than 15	More than 31				
2	More than 7	More than 15	More than 31	More than 63				
3	More than 13	More than 27	More than 55	More than 111				

IPUG528-1.1E 395(403)

Table 35-16 Transmit FIFO Trigger Level

TFIFOT	TXFIFO Trigger Level							
Value	16-byte TXFIFO	32-byte TXFIFO	64-byte TXFIFO	128-byte TXFIFO				
0	Not full	Not full	Not full	Not full				
1	Less than 12	Less than 24	Less than 48	Less than 96				
2	Less than 8	Less than 16	Less than 32	Less than 64				
3	Less than 4	Less than 8	Less than 16	Less than 32				

# 35.3.12 Line Control Register (0x2C)

**Table 35-17 Line Control Register** 

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	oxo
DLAB	7	R/W	Divisor latch access bit	oxo
BC	6	R/W	Break control	oxo
SPS	5	R/W	Stick parity	oxo
			1: parity bit is constant 0 or 1, depending on bit4 (EPS)	
			o: disable the sticky bit parity.	
			Please refer to Table 18.	
EPS	4	R/W	Even parity select	oxo
			1: even parity (an even number of logic-1 is in the data	
			and parity bits)	
			o: old parity.	
			Please refer to Table 18.	
PEN	3	R/W	Parity enable	oxo
1211	3	1911	When this bit is set, a parity bit is generated in	
			transmitted data before the first STOP bit and the parit	TV.
		Off	bit would be checked for the received data.	.,
		Rele	Please refer to Table 18.	
STB	2	R/W	Number of STOP bits	oxo
			0: 1 bits	
			1: the number of STOP bit is based on the WLS setting	
			When WLS = 0, STOP bit is 1.5 bits	
			When WLS = $1, 2, 3$ , STOP bit is 2 bits	
WLS	1:0	R/W	Word length setting	0x0
			o: 5 bits	
			1: 6 bits	
			2: 7 bits	
			3: 8 bits	

IPUG528-1.1E 396(403)

**Table 35-18 Parity Bit Selection** 

PEN (bit3)	SPS (bit5)	EPS (bit4)	Parity Bit
0	X	X	No parity bit
1	0	0	Parity is odd
1	0	1	Parity is even
1	1	0	Parity bit is always 1
1	1	1	Parity bit is always o

# 35.3.13 Modem Control Register (0x30)

This register controls the output of the modem status signals as well as the loopback mode and auto flow control.

Table 35-19 Modem Control Register

Name	Bit	Type	Description	Reset
-	31:6	-	Reserved	oxo
AFE	5	R/W	Auto flow control enable	oxo
			o: Disable	
			1: the auto-CTS and auto-RTS setting is based on the	
			RTS bit setting:	
			When RTS = 0, auto-CTS only	
			When RTS = 1, auto-CTS and auto-RTS	
LOOP	4	R/W	Enable loopback mode	охо
			o: Disable	
			1: Enable	
OUT2	3	R/W	User-defined output 2	oxo
			This bit controls the uart_out2n output.	
			o: the uart_out2n output signal will be driven HIGH	
			1: the uart_out2n output signal will be driven LOW	
OUT1	2	R/W	User-defined output 1	oxo
			This bit controls the uart_outin output.	
			o: the uart_out1n output signal will be driven HIGH	
			1: the uart_out1n output signal will be driven LOW	
RTS	1	R/W	Request to send	охо
			This bit controls the modem_rtsn output.	
			o: the modem_rtsn output signal will be driven HIGH	
			1: the modem_rtsn output signal will be driven LOW	
DTR	o	R/W	Data terminal ready	oxo

IPUG528-1.1E 397(403)

Name	Bit	Туре	Description	Reset
			This bit controls the modem_dtrn output.	
			o: the modem_dtrn output signal will be driven HIGH	
		Off	1: the modem_dtrn output signal will be driven LOW	

# 35.3.14 Line Status Register (0x34)

This register reports the status of the transmitter and the receiver.

**Table 35-20 Line Status Register** 

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	OXO
ERRF	7	RO	Error in RXFIFO	OxO
			In the FIFO mode, this bit is set when there is at least	
			one parity error, framing error, or line break	
			associated with data in the RXFIFO. It is cleared when	
			this register is read and there is no more error for the	
			rest of data in the RXFIFO.	
TEMT	6	RO	Transmitter empty	Ox1
			This bit is 1 when the THR (TXFIFO in the FIFO	
			mode) and the Transmitter Shift Register (TSR) are	
			both empty. Otherwise, it is zero.	
THRE	5	RO	Transmitter Holding Register empty	Ox1
			This bit is 1 when the THR (TXFIFO in the FIFO	
			mode) is empty. Otherwise, it is zero.	
			If the THRE interrupt is enabled, an interrupt is	
			triggered when THRE becomes 1.	

IPUG528-1.1E 398(403)

Name	Bit	Туре	Description	Reset
LBreak	4	RO	Line break	охо
			This bit is set when the uart_sin input signal was held	
	(	055	LOW for longer than the time for a full-word	
		Om	transmission. A full-word transmission is the	
		Rele	transmission of the START, data, parity, and STOP	
	•		bits. It is cleared when this register is read.	
			In the FIFO mode, this bit indicates the line break for	
			the received data at the top of the RXFIFO.	
FE	3	RO	Framing error	охо
			This bit is set when the received STOP bit is not	
			HIGH. It is cleared when this register is read.	
			In the FIFO mode, this bit indicates the framing error	
			for the received data at the top of the RXFIFO.	
PE	2	RO	Parity error	охо
			This bit is set when the received parity does not match	
			with the parity selected in the LCR[5:4]. It is cleared	
			when this register is read.	
			In the FIFO mode, this bit indicates the parity error	
			for the received data at the top of the RXFIFO.	
OE	1	RO	Overrun error	охо
			This bit indicates that data in the Receiver Buffer	
			Register (RBR) is overrun.	
DR	0	RO	Data ready.	охо
			This bit is set when there are incoming received data	
			in the Receiver Buffer Register (RBR). It is cleared	
			when all of the received data are read.	

IPUG528-1.1E 399(403)

# 35.3.15 Modem Status Register (0x38)

Table 35-21 Modem Status Register (0x38)

Name	Bit	Туре	Description	Reset
-	31:8	UΠ	Reserved	Ox0
DCD	7	Pro E	Data carrier detect	ОХО
	\		o: the modem_dcdn input signal is HIGH.	
			1: the modem_dcdn input signal is LOW.	
RI	6	RO	Ring indicator	OXO
			o: The modem_rin input signal is HIGH.	
			1: the modem_rin input signal is LOW.	
DSR	5	RO	Data set ready	OXO
			o: The modem_dsrn input signal is HIGH.	
			1: The modem_dsrn input signal is LOW.	
CTS	4	RO	Clear to send	OXO
			o: The modem_ctsn input signal is HIGH.	
			1: The modem_ctsn input signal is LOW.	
DDCD	3	RC	Delta data carrier detect	OXO
			This bit is set when the state of the modem_dcdn	
			input signal has been changed since the last time this	
			register is read. Otherwise, it is zero.	
TERI	2	RC	Trailing edge ring indicator	Ox0
			This bit is set when the state of the modem_rin input	
			signal has been changed from LOW to HIGH since the $$	
			last time this register is read.	
DDSR	1	RC	Delta data set ready	ОхО
			This bit is set when the state of the modem_dsrn input	
			signal has been changed since the last time this	
			register is read.	
DCTS	0	RC	Delta clear to send	ОхО
			This bit is set when the state of the modem_ctsn input	
			signal has been changed since the last time this	
		ОШ	register is read.	

IPUG528-1.1E 400(403)

## 35.3.16 Scratch Register (0x3C)

Table 35-22 Scratch Register

Name	Bit	Туре	Description	Reset
-	31:8	-	Reserved	oxo
SCR	7:0	R/W	An one-byte storage register with no UART related	oxo
			function; available to software with no usage	
			restrictions.	

# 35.4 Hardware Configuration Options

# 35.4.1 The Depth of FIFO

Define the depth of TXFIFO and RXFIFO. The depth could be 16, 32, 64 and 128. The following example defines the depth of FIFO to 16-byte.

`define ATCUART100\_FIFO\_DEPTH\_16

#### 35.4.2 The Same Clock Source

If the uclk and the pclk are identical clocks, define this macro to remove the synchronization logic and the extra latencies associated with it. In addition, the uclk input port is omitted such that only the pclk input port remains (since the two clocks are the same one).

`define ATCUART100\_UCLK\_PCLK\_SAME

# 35.5 Programming Sequence

## 35.5.1 UART Setup

The following programming sequence sets up the UART for:

Baud rate: 38400Word length: 8-bit

Parity: none

Number of STOP bits: 1

Flow control: none

1. Set baud rate.

Set the DLAB bit of the Line Control Register to 1.

IPUG528-1.1E 401(403)

Set DLL and DLM registers to select the desired baud rate for the UART.

- The divisor value = the frequency of uclk / (desired baud rate x OSCR)
- The default value for OSCR is 16
- 2. Set the DLAB bit of the Line Control Register back to 0.
- 3. Set the Line Control Register.

```
Disable the parity: Set PEN = 0;
```

Set STOP bits to 1: Set STB = 0;

Set word length to 8-bit: Set WLS = 3.

The following programming sequence transmits data through UART without/with DMA:

#### 35.5.2 Data Transfer without DMA

- Set FIFOE in the FIFO Control Register to enable the FIFO.
- 2. Wait for FIFO empty by looping until the THRE bit in the Line Status Register becomes 1.
- 3. Write at most FIFO\_DEPTH bytes of data to THR.
- 4. If there are more data to send, go to .

#### 35.5.3 Data Transfer with DMA

1. Program the FIFO Control Register with the following values:

Specify the threshold: Set Transmitter FIFO Trigger Level (TFIFOT);

Enable DMA: Set DMAE = 1;

Enable FIFO: Set FIFOE = 1.

2. Set a DMA controller to write data to the THR:

Set THR as the DMA destination.

Set burst size to 1.

Set destination data width to one byte.

Enable hardware handshaking.

Set DMA terminal count interrupt.

Set other DMA transfer control registers.

IPUG528-1.1E 402(403)

- 3. The DMA data transfer performs in the background. You will receive a terminal count interrupt from the DMA controller once the data transfer completes.
- 4. If completion of the data transmission must be guaranteed, wait for the UART TXFIFO empty by checking the THRE bit in the Line Status Register.

#### 35.5.4 Receiving Data

The following programming sequence receives data through UART without/with DMA:

#### 35.5.5 Data Receive without DMA

- 1. Set FIFOE in the FIFO Control Register to enable the FIFO.
- Wait until the Data Ready bit (the DR bit) of the Line Status Register becomes 1.
- 3. Read one byte of data from the RBR.
- 4. Go to read more data.

#### 35.5.6 Data receive with DMA

5. Program the FIFO Control Register with the following values:

Specify the threshold: Set Receiver FIFO Trigger Level (RFIFOT);

Enable DMA: Set DMAE = 1;

Enable FIFO: Set FIFOE = 1.

6. Set a DMA controller to read data from the RBR:

Set RBR as the DMA source.

Set burst size to 1.

Set source data width to one byte.

Enable hardware handshaking.

Set DMA terminal count interrupt.

Set other DMA transfer control registers.

 The DMA data transfer performs in the background. You will receive a terminal count interrupt from the DMA controller once the data transfer completes.

IPUG528-1.1E 403(403)

