

Gowin Design Constraints **User Guide**

SUG101-1.9E,03/09/2020

Copyright© 2020 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI®, LittleBee®, Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at www.gowinsemi.com. GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description	
03/03/2016	1.09E	Initial version published.	
		Reload function added in FloorPlanner;	
		I3C mode added attribute in IO Constraint;	
01/30/2018 1.1E		Multiple VCCs added and merged into one VCC in package view	
		of FloorPlanner;	
		Position constraint removed from clock constraint.	
		Supports GW1N-2B, GW1N-4B, GW1N-6ES, GW1N-9ES,	
		GW1NR-9ES, GW1NS-2, GW1NS-2C;	
		Removes the differential IO positive and negative poles in the	
		Package View of FloorPlanner and IO Color;	
		Changes the constraint color in the Chip ArrayFloor of Planner;	
		Changes the Arribute into ALL/LUT/REG in the Reserve constraint	
07/05/2018	1.2E	of FloorPlanner;	
		The TCL Console is removed in the FloorPlanner and changed it	
		into the Message;	
		 Removes the check in the FloorPlanner; 	
		In the set_false_path, set_min_delay, set_max_delay and	
		set_multicycle_path, keep one "from" and remove the "rise_from"	
		and "fall_from"; keep one "to" and remove the "rise_to" fall_to".	
09/21/2018	1.3E	The description in appendix A updated.	
10/26/2018	1.4E	 GW1NZ-1/GW1NSR-2C supported; 	
10/20/2010	1.45	The description in appendix A updated.	
11/23/2018	1.5E	GW1NSR-2 supported;	
11/20/2010	1.0L	GW1N-6ES, GW1N-9ES, and GW1NR-9ES deleted.	
		The description of devices in List window updated, the description	
	1.6E	of devices and package, etc. removed, and describe them in the	
03/06/2019		form of Part Number;	
		Select Part window updated;	
		The description of appendix A updated.	
05/17/2019	1.7E	GW1N-1S supported.	
	1.8E	 NET_LOC is updated to CLOCK_LOC and supports constraints 	
10/29/2019		on non clock wire;	
. 3, 23, 2010		GW1NSE-2C, GW1NSER-4C, GW1NS-4, GW1NSR-4 and	
		GW1NRF-4B supported.	
03/09/2020	1.9E	GW2A-18C, GW2AR-18C, GW2A-55C, GW1NS-4C, GW1NSR-4C	
00/03/2020 1.3L		supported.	

Contents

Cor	ntents	. i
List	of Figures	V
List	of Tables	X
1 Al	bout This Guide	1
	1.1 Purpose	1
	1.2 Supported Products	1
	1.3 Related Documents	1
	1.4 Abbreviations and Terminology	2
	1.5 Support and Feedback	2
2 In	troduction	3
3 Pł	nysical Constraints	4
	3.1 Function	4
	3.2 Start FloorPlanner	4
	3.3 Create and Open the Constraint File	6
	3.3.1 Create Constraints File	6
	3.3.2 FloorPlanner Output Constraint Files	7
	3.3.3 Open the Constraints File	9
	3.4 FloorPlanner View	9
	3.4.1 Menu1	0
	3.4.2 Netlist and Project View2	4
	3.4.3 Package View	0
	3.4.4 Chip Array View3	3
	3.4.5 Constraint View3	8
	3.5 Tcl Console View4	.2

	3.6 Create Constraints - Drag Mode	. 43
	3.6.1 Set I/O Constraints Position	. 43
	3.6.2 Create Primitive Constraints	. 45
	3.6.3 Create Group Constraints	. 47
	3.6.4 Resource Reservation Creation	. 49
	3.6.5 Create Clock Assignment	. 50
	3.6.6 Quadrant Constraints Creation	. 52
	3.6.7 Create Hclk Constraints	. 53
	3.6.8 Vref Constraints Creation	. 55
4 T	iming Constraint	58
	4.1 Static Timing Analysis (STA) Overview	. 58
	4.1.1 Basic Model of Static Timing Analysis	. 58
	4.1.2 Timing Analysis Terminology	. 59
	4.1.3 Timing Analysis Path	. 59
	4.1.4 Common Timing Checks	. 60
	4.2 Timing Constraints Editor	. 61
	4.2.1 Overview	. 61
	4.2.2 Open Editor	. 61
	4.2.3 Create and Open the Constraints File	. 62
	4.2.4 Editor	. 64
	4.2.5 Timing Constraints	. 66
	4.3 Edit the SDC File	. 67
	4.4 Edit Timing Constraints	. 68
	4.4.1 Clock Constraints	. 68
	4.4.2 I/O Delay	. 75
	4.4.3 Path Constraints	. 77
	4.4.4 Operation Conditions Constraints	. 80
	4.4.5 Timing Report	. 80
	4.4.6 Save and Export	. 87
	4.5 Priority of Timing Constraints	. 87
5 T	iming Analysis View	88

Appendix A Physical Constraints Syntax Definition	94
A.1 I/O Constraints	94
A.2 PORT Attributes Constraints	95
A.3 Primitive Constraints	96
A.4 Primitive Group Constraints	99
A.5 Resource Reservation	101
A.6 Relative Group Constraints	102
A.7 Vref Constraints	102
A.8 Quadrant Constraints	103
A.9 Clock Assignment	104
A.10 Hclk Constraints	106
Appendix B Timing Constraints Syntax Definition	108
B.1 Clock Constraints	108
B.1.1 create_clock	108
B.1.2 create_generated_clock	110
B.1.4 set_clock_uncertainty	113
B.1.5 set_clock_groups	114
B.2 I/O Constraints	115
B.2.1 set_input_delay	115
B.2.2 set_output_delay	117
B.3 Path Constraints	118
B.3.1 set_max_delay set_min_delay	118
B.3.2 set_false_path	120
B.3.3 set_multicycle_path	121
B.4 Operation Conditions Constraints	123
B.5 Timing Report	124
B.5.1 report_timing	124
B.5.2 report_high_fanout_nets	125
B.5.3 report_route_congestion	126
B.5.4 report_min_pulse_width	127
B.5.5 report_max_frequency	128

B.5.6 report_exceptions128
B.1.2 create_generated_clock131
B.1.4 set_clock_uncertainty135
B.1.5 set_clock_groups136
B.2 I/O Constraints136
B.2.1 set_input_delay136
B.2.2 set_output_delay138
B.3 Path Constraints140
B.3.1 set_max_delay set_min_delay140
B.3.2 set_false_path142
B.3.3 set_multicycle_path143
B.4 Operation Conditions Constraints144
B.5 Timing Report145
B.5.1 report_timing145
B.5.2 report_high_fanout_nets147
B.5.3 report_route_congestion147
B.5.4 report_min_pulse_width148
B.5.5 report_max_frequency149
B.5.6 report exceptions

List of Figures

Figure 3-1 Start FloorPlanner From Tools Menu	5
Figure 3-2 Process View	5
Figure 3-3 Open New Physical Constraints File	. 6
Figure 3-4 Create Physical Constraints File	7
Figure 3-5 Manually Writing Physical Constraints File	7
Figure 3-6 New FloorPlanner	8
Figure 3-7 Save Output File	8
Figure 3-8 Open the Physical Constraint File	9
Figure 3-9 FloorPlanner View	10
Figure 3-10 File	10
Figure 3-11 Select Device	11
Figure 3-12 Tools	12
Figure 3-13 Primitive Finder View	13
Figure 3-14 New Primitive Group	14
Figure 3-15 Correct Primitive Group Interface	15
Figure 3-16 Invalid Position	16
Figure 3-17 Invalid Position	16
Figure 3-18 New Relative Group	17
Figure 3-19 Group Interface in Correct Relative Position	17
Figure 3-20 Reserved Constraint	18
Figure 3-21 Timing Constraint	19
Figure 3-22 Quadrant Constraints (GW1N)	19
Figure 3-23 Quadrant Constraints (GW2A)	20
Figure 3-24 Hclk Constraints	20
Figure 3-25 Vref Constraints	. 21

Figure 3-26 Select One Hit Drag Primitive	21
Figure 3-27 Select One Hit Drag Location	22
Figure 3-28 One Hit Drag Constraints	22
Figure 3-29 Find View	23
Figure 3-30 View	24
Figure 3-31 Windows	24
Figure 3-32 Help	24
Figure 3-33 Project View	25
Figure 3-34 Netlist View	26
Figure 3-35 Show Bus and Non-Bus Conjunctively	27
Figure 3-36 Hierarchical View	28
Figure 3-37 Timing Path	29
Figure 3-38 Netlist Right-Click Functions	30
Figure 3-39 Package View	31
Figure 3-40 Right-Click Function of Package View	32
Figure 3-41 Differential Pair Display	32
Figure 3-42 Chip Array View	33
Figure 3-43 Grid Constraint	34
Figure 3-44 Macro Element Constraint	34
Figure 3-45 Primitive Constraint	35
Figure 3-46 Right-Clicking on the Chip Array	36
Figure 3-47 Show Place View	37
Figure 3-48 Highlighted Timing Path	37
Figure 3-49 I/O Constraint View	38
Figure 3-50 Primitive Constraints View	39
Figure 3-51 Group Constraints View	40
Figure 3-52 Resource Reservation View	40
Figure 3-53 Clock Constraint View	41
Figure 3-54 Quadrant Constraints View	41
Figure 3-55 Hclk Constraints View	42
Figure 3-56 Vref Constraints View	42

Figure 3-57 Message View	42
Figure 3-58 Drag to Chip Array to set I/O Constraints	43
Figure 3-59 Drag to Package View and Set I/O Constraints	44
Figure 3-60 Set I/O Constraints Location Constraint by F3	45
Figure 3-61 Drag to Chip Array and Set Primitive Constraints	46
Figure 3-62 Set Location of Primitive Constraints by Pressing F3	47
Figure 3-63 Right-Click Menu of Group Constraints Editor	47
Figure 3-64 Create Primitive Group Constraints	48
Figure 3-65 Create Relative Group Constraints	48
Figure 3-66 Create Resource Reservation	49
Figure 3-67 Copy Location in Chip Array to Set Resource Reservation Constraint	50
Figure 3-68 Create Clock Assignment Constraints	51
Figure 3-69 Modify Clock Assignment Constraints	51
Figure 3-70 Create Quadrant Constraints	52
Figure 3-71 Modify Quadrant Constraints	53
Figure 3-72 Create Hclk Constraints	54
Figure 3-73 Modify Hclk Constraints	55
Figure 3-74 Create Vref Constraints	55
Figure 3-75 Vref Rename Check	56
Figure 3-76 Drag to Chip Array to Modify Location	56
Figure 3-77 Drag to Package View to set Vref Constraint Location	57
Figure 4-1 Basic Model of Timing Analysis	59
Figure 4-2 STA Four Timing Paths	60
Figure 4-3 Process View	62
Figure 4-4 Open New Timing Constraints File	63
Figure 4-5 Create Timing Constraint File	63
Figure 4-6 Open Timing Constraint File	64
Figure 4-7 Timing Constraint Editor	65
Figure 4-8 Netlist Tree View	65
Figure 4-9 Constraint Edit View	66
Figure 4-10 Open Timing Constraint View in Menu	66

Figure 4-11 Right Click to Open the Timing Constraint View	67
Figure 4-12 Edit SDC File	67
Figure 4-13 Create Clock Constraint	68
Figure 4-14 Objects	69
Figure 4-15 Create Clock Constraint	70
Figure 4-16 Clock Constraint List	70
Figure 4-17 Right-click Contents of Clock List	70
Figure 4-18 Create Generated Clock Constraints	72
Figure 4-19 Right-click Contents of Clock List	72
Figure 4-20 Create Clock Latency	73
Figure 4-21 Create Clock Uncertainty	74
Figure 4-22 Create Clock Group Constraints	75
Figure 4-23 Clock Group Member List	75
Figure 4-24 Create I/O Delay Constraints	77
Figure 4-25 Create False Path Constraints	78
Figure 4-26 Create Max/Min Delay Constraint	78
Figure 4-27 Create Multicycle Path Constraint	79
Figure 4-28 Create Operating Conditions Constraints	80
Figure 4-29 Report Timing Creation Interface	81
Figure 4-30 Report Timing Interface	81
Figure 4-31 Report High Fanout Nets Create Interface	82
Figure 4-32 Report High Fanout Nets Interface	82
Figure 4-33 Report Route Congestion Create	83
Figure 4-34 Report Route Congestion Interface	83
Figure 4-35 Report Min Pulse Width Interface	84
Figure 4-36 Report Min Pulse Width Interface	84
Figure 4-37 Report Exception Interface	85
Figure 4-38 Report Max Frequency Interface	85
Figure 4-39 Report Exception Interface	86
Figure 4-40 Report Exception Interface	86
Figure 4-41 View Timing Reporting Interface	87

Figure 5-1 Posp File Settings	. 89
Figure 5-2 Read .posp File	. 89
Figure 5-3 Read Timing Constraint File	. 90
Figure 5-4 Module Operation of Highlighting Key Path	. 91
Figure 5-5 Highlight Module of Key Path in Red	. 91
Figure 5-6 Key Path Signal Flow	. 92
Figure 5-7 Location After Adjustment	. 93

SUG101-1.9E ix

List of Tables

Table 1-1 Abbreviations and Terminology		2
---	--	---

SUG101-1.9E x

1 About This Guide 1.1 Purpose

1 About This Guide

1.1 Purpose

This guide describes the physical constraints and timing constraints of Gowin Semiconductor. It also introduces the interface usage and syntax rules of Gowin physical constraints and timing constraints tools. It is designed to help users implement physical constraints and timing constraints. The software screenshots and the supported products listed in this guide are based on Windows 1.9.5 Beta. As the software is subject to change without notice, some information may not remain relevant and may need to be adjusted according to the software that is in use.

1.2 Supported Products

The information in this guide applies to the following products:

- GW2A series of FPGA products: GW2A-18, GW2A-55, GW2A-18C and GW2A-55C.
- GW2AR series of FPGA products: GW2AR-18 and GW2AR-18C
- GW1N series of FPGA products: GW1N-1, GW1N-2, GW1N-2B, GW1N-4, GW1N-4B, GW1N-6, GW1N-9 and GW1N-1S
- GW1NR series of FPGA products: GW1NR-4, GW1NR-4B, and GW1NR-9
- GW1NS series of FPGA products: GW1NS-2, GW1NS-2C and GW1NS-4 and GW1NS-4C
- GW1NZ series of FPGA products: GW1NZ-1
- GW1NSR series of FPGA products: GW1NSR-2C, GW1NSR-2 and GW1NSR-4 and GW1NSR-4C
- GW1NSE series of SecureFPGA products: GW1NSE-2C
- GW1NSER series of SecureFPGA products: GW1NSER-4C
- GW1NRF series of FPGA products: GW1NRF-4B

1.3 Related Documents

The latest user guides are available on the Gowin website. Please see

SUG101-1.9E 1(150)

the related documents at www.gowinsemi.com

- DS102, GW2A series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- DS100, GW1N series of FPGA Products Data Sheet
- DS117, GW1NR series of FPGA Products Data Sheet
- DS821, GW1NS series of FPGA Products Package and Pinout
- DS841, GW1NZ series of FPGA Products Data Sheet
- DS861, GW1NSR series of FPGA Products Data Sheet
- DS871, GW1NSE series of FPGA Products Data Sheet
- <u>SUG100</u>, Gowin Yun Yuan Software User Guide

1.4 Abbreviations and Terminology

Table 1-1 shows the abbreviations and terminology used in this guide.

Table 1-1 Abbreviations and Terminology

Abbreviations and Terminology	Meaning
FPGA	Field Programmable Gate Array
I/O	Input/Output

1.5 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail: support@gowinsemi.com

SUG101-1.9E 2(150)

2 Introduction

Gowin Constraint Editor includes the Physical Constraints Editor (FloorPlanner) and the Timing Constraints Editor. Users can employ these editors to implement physical constraints and timing constraints.

Gowin FloorPlanner tool is developed by Gowin for place & route and physical constraints editing. It can read and modify the attributes and location of I/O, Primitive, block (B-SRAM, DSP) and Group, etc. It also supports the generation of new layout and constraints files based on the associated configuration. The I/O attribute and location information on primitives and modules are specified in the provided files. Gowin FloorPlanner provides a simple layout and constraint editing function that is designed to improve the efficiency with which users write physical constraint files.

The timing constraint editor can be used to create and modify timing constraint files, which can provide efficient network list lookup and improve the efficiency with which users write timing constraint files.

The timing constraint editor has the following features:

- Calculates delay value according to a specific timing model through the signal transmission path and then compare this value with the expected value to determine whether the user design meets the timing requirements with the purpose to improve work efficiency;
- Provides the default basic clock and timing analysis for the cross-clock domain, including two timing reports formats: HTML and text (HTML by default);
- Supports the common timing constraints (including clock constraint, I/O port constraint, and timing path constraint), and the common timing report directives;
- Supports the priority commonly used;
- Inspects setup time, hold time, recovery time, removal time, and MPW by default, and customizes the timing report content according to the timing report instructions.

SUG101-1.9E 3(150)

3 Physical Constraints 3.1 Function

3 Physical Constraints

Users can employ the Gowin FloorPlanner tool to create and modify physical constraint files. These files provide tabulated constraint editing and efficient netlist lookup that can improve the efficiency of physical constraint files written.

3.1 Function

Gowin FloorPlanner has the following features:

- Reads user design file and constraint file and outputs constraint file;
- Displays I/O port, primitive, and group constraints in user design files;
- Creates, edits, and modifies constraints information:
- Supports Chip array grid mode, macrocell mode, and primitive mode;
- Supports Package View based on package;
- Displays chip array and package view synchronously;
- Supports real-time display and differential display of a constrained position;
- Supports setting position information by dragging;
- Supports One Hit Drag generating constraints;
- Supports I/O port attributes configuration and batch configuration;
- Supports Clock Assignment display and editing;
- Supports legality check of constraints information.

3.2 Start FloorPlanner


Two methods can be employed to open FloorPlanner:

1. Click "IDE > Tools" and open "FloorPlanner", as shown in Figure 3-1.

SUG101-1.9E 4(150)


3 Physical Constraints 3.2 Start FloorPlanner

Figure 3-1 Start FloorPlanner From Tools Menu



2. After creating a project in Process window and running Synthesize, double-click "FloorPlanner", as shown in Figure 3-2.

Figure 3-2 Process View



Note!

- If the Gowin FloorPlanner is required for constraints, the netlist file should be added first.
- When opening Gowin FloorPlanner from the tools menu, the user needs to load the netlist file through the "File > new".
- When opening Gowin FloorPlanner using the second approach, the netlist file will be automatically loaded.

SUG101-1.9E 5(150)

3.3 Create and Open the Constraint File

Physical constraint files are required for the constraint on position and attribute of I/O and Primitive in the project. Two ways are available here:


- 1. Manual writing;
- 2. Outputs the constraints file using Gowin FloorPlanner.

3.3.1 Create Constraints File

The constraints file can be created by the following steps:

- Click "File > New" to open the "New" dialog box.
- 2. Select "Physical Constraints File", as shown in Figure 3-3.

Figure 3-3 Open New Physical Constraints File




Note!

- You can also open a "New" file in the following two ways:
- Using short cut "Ctrl+N";
- Clicking on the "New" icon on the toolbar.
- Click on the "OK" button, and the dialog box shown in Figure 3-4 will appear.

SUG101-1.9E 6(150)


Figure 3-4 Create Physical Constraints File



- Name: Input the name of the physical constraint file. The suffix of CST or .ucf are supported.
- Create in: Click "Browse..." button and select the path in which the constraint file will be saved. The default path in which files are saved is the src folder.
- Add to current project: If this option is checked, the constraints file will be automatically added to the project.

Once the new physical constraints file has been added, it will open, and the user can edit it according to the Gowin physical constraint syntax. The constraints file can be manually written, as shown in Figure 3-5.

Figure 3-5 Manually Writing Physical Constraints File



3.3.2 FloorPlanner Output Constraint Files


The Gowin FloorPlanner can output the new physical constraints file or modified physical constraint files. The steps are as following:

1. Start the FloorPlanner as described in 3.2 Start FloorPlanner;

SUG101-1.9E 7(150)

- 2. From the File menu, choose "File > New..." to open the "New" dialog, as shown in Figure 3-6;
- Enter the netlist files, select the device type, and click "OK".

Figure 3-6 New FloorPlanner



Note!


- Start the FloorPlanner using the first method described in 3.2.
- You can also open a "New" project by using one of the followings:
- Use the shortcut: "Ctrl+N".
- Click on the "New" icon in the toolbar.

The following operations can be performed in the interface of

FloorPlanner:

- 1. Distribute the pin location by dragging.
- 2. Click "Save" to output the constraints files.
- 3. If required, modify the file name in the "Save" dialog box, as shown in Figure 3-7.

Figure 3-7 Save Output File




SUG101-1.9E 8(150)

3.3.3 Open the Constraints File

The steps to open the constraints file are as follows:

- 1. In the IDE view, click "File > Open".
- Open the "Open File" dialog box, as shown in Figure 3-8.

Figure 3-8 Open the Physical Constraint File



Note!

- Alternatively, you can also open the "Open File" dialog box by the following two ways:
- Using the shortcut: Ctrl + O.
- By clicking "Open" icon on the toolbar.
- Select the directory in which the physical constraints file is saved and open the selected file.

3.4 FloorPlanner View

Create or open the FloorPlanner (including the netlist file), as shown in Figure 3-9.

The interface includes the menu, List, Chip Array, Package View, Message, and various constraints editing views, etc.

SUG101-1.9E 9(150)




Figure 3-9 FloorPlanner View


3.4.1 Menu

The FloorPlanner includes the "File", "Tools", "View", and "Help" options.

File

The file view is shown in Figure 3-10.

Figure 3-10 File



- New: Create new project, add user design, constraint and set chip information, etc., as shown in Figure 3-6;
- Open: Open the user netlist file, constraints file, device layout information file, or timing path file;

SUG101-1.9E 10(150)


 Reload: Reload the cst file after modifying and saving it to a disk or project;

- Save: Save the modified information of the current constraints and override the original constraints file information;
- Save As: Output the modified information of the current constraints information to the file specified by the user. The file name of the network list is used as the constraints file name by default; however, this can be modified by the user;
- Quit: Close Gowin FloorPlanner.

Note!

The Select Part option is used to select the chip, package information to support all Gowin FPGA devices, as shown in Figure 3-11.

Figure 3-11 Select Device



Tools


The tools view is shown in Figure 3-12. The tools functions are as follows:

- Input constraints information.
- Support One Hit Drag, Find, and Constraint Legality Check functions.

Display various constraints information in real time in the constraint editor, and the corresponding location information will be displayed in the Chip Array and Package View. The menu functions are as follows:

SUG101-1.9E 11(150)

Figure 3-12 Tools



Select Primitives.

- a) Select Primitive to create the corresponding constraints, click menu, and the dialog box will open, as shown in Figure 3-13.
- b) Find primitives by "Name" or "Type", and select the corresponding primitive.
- c) Click "OK" to generate the constraints information.

Note!

- The constraint information is displayed in the "Primitive Constraints" area at the bottom of the main interface.
- The user can set the location information by entering or dragging in the editing view.
- The location is highlighted in light blue in the Chip Array.

SUG101-1.9E 12(150)

8 Primitive Finder All Primitives Filter Name: * * Type: • Name Type 1 alu_inst INS_ALU 2 dffe_inst_Z INS_DFFE Ξ 3 dle_inst_Z INS_DLE 4 lut3_inst0 INS_LUT3 5 lut4_inst0 INS_LUT4 6 lut4_inst1 INS_LUT4 7 lut5_inst INS_LUT5 8 lut6_inst INS_LUT6 9 lut7_inst INS_LUT7 0K Cancel

Figure 3-13 Primitive Finder View

The Create Group menu includes the Create Primitive Group and Create Relative Group options. The functions are as follows:

Create Primitive Group

1. Click "Create Primitive Group", and the dialog box will open, as shown in Figure 3-14.

SUG101-1.9E 13(150)




Figure 3-14 New Primitive Group

- 2. Set the group name, primitive, location, and group exclusive information according to your needs.
- 3. Add and remove the primitives by clicking on the "* and "* icons respectively. The primitive group information is shown in Figure 3-15.

SUG101-1.9E 14(150)




Figure 3-15 Correct Primitive Group Interface

Note!

- Group name, primitive, and group location are required.
- The location information for the group can be input in the following ways:
 - Input manually.
 - Before creating the group constraints, copy the location and paste it into "New Primitive Group > Location" in the "Chip Array".
- 4. After creating the primitive group, click "OK", and the tool will check the syntax of the group location information.
 - a) If the location information is not acceptable, a prompt will appear, as shown in Figure 3-16 and Figure 3-17. Modify the location information accordingly.

SUG101-1.9E 15(150)

Figure 3-16 Invalid Position





Figure 3-17 Invalid Position



b) If no error exists, click "OK", and the available location will be displayed in the chip array.

See the newly generated group constraints in the Group Constraints area that is located at the bottom of the main view.

Double click on the group constraints and the dialog box will open for further editing, as shown in Figure 3-14.

Create the relative group

- 1. Create a constraints group with a relative position. Click on the menu and the dialog box will open, as shown in Figure 3-18.
- 2. Set the group name, primitive, and the relative position information that corresponds to each primitive.
- 3. Add and remove the primitive by clicking on the "and" and icons respectively. The Relative Group Constraints that are created successfully will be displayed, as shown in Figure 3-19.

SUG101-1.9E 16(150)

Figure 3-18 New Relative Group





Figure 3-19 Group Interface in Correct Relative Position



Note!

- Group name, primitive, and relative location is required.
- The location information for the group can be inputted in the following ways:
 - Input manually.
 - Before creating the group constraint, copy the location and paste it into "New Relative Group > Relative Location" in the "Chip Array".
- Click the "OK" button after configuring the group. The constraints information will appear in the "Group Constraints" area at the bottom of the main interface.

Double click the group constraints, and the dialog box will appear for

SUG101-1.9E 17(150)

further editing, as shown in Figure 3-19.


Reserve Resources

- 1. Click to create a new constraint in the "Resource Reservation" at the bottom of the main interface.
- 2. Double-click "Location" to input the constraint position.
- 3. Double-click "Attribute" to set the attributes for the reserved location, as shown in Figure 3-20.

Note!

The "Name" attribute is used to distinguish between different constraints. The name cannot be modified.

Figure 3-20 Reserved Constraint



Clock/Control Assignment

Create a Clock constraint, and the number of constraints are limited, and check it via a constraint validity. Click the menu, and the dialog box will open, as shown in Figure 3-21. The operations are as follows:


- 1. Click " to select the corresponding net.
- 2. Select "BUFG", "BUFG [0]~[7]", "BUFS" and "LOCAL_CLOCK" via the "Type" drop-down list.
- 3. Configure the signal via the "CE", "CLK". After configuring, click "OK" to generate the constraint information in the "Clock Assignment". Double click in the edit view. The dialog box for editing will open, as shown in Figure 3-21.

Note!

When selecting LOCAL_CLOCK in Type, the Signal check will be in grey and can not be configured.

SUG101-1.9E 18(150)

Figure 3-21 Timing Constraint



Select Dcs/Dqce

Create quadrant constraints for DCS and DQCE. Specify the instance to the specific quadrant according to the chip quadrant distribution, as shown in Figure 3-22 and Figure 3-23.

The related operations are as follows:


- 1. Select the corresponding DCS/DQCE devices by clicking on the " icon:
- 2. Configure the quadrant positions via the checkboxes under "Position";
- 3. Click "OK", the constraints information is generated in the "Quadrant Constraints" window at the bottom of the main interface. In the editing window, double-click to open the constraint dialog box again for editing.

Note!

Quadrant constraints cannot be added if there is no existing DCS/DQCE device.


The constraints editing window of "Quadrant Constraints" of GW2A-18, GW2AR-18, GW2A-55, GW2A-18C, GW2AR-18C and GW2A-55C series is shown in Figure 3-23.

Figure 3-22 Quadrant Constraints (GW1N)



SUG101-1.9E 19(150)

Figure 3-23 Quadrant Constraints (GW2A)



Select Hclk

Create HCLK constraints on primitives and specify the constraint locations of the chip, as shown in Figure 3-24.


The related operations are as follows:

- 1. You can select the device by clicking on the " icon.
- 2. Configure the quadrant positions using the checkboxes that appear under the "Position".
- 3. Click "OK", the constraints information is generated in the "Quadrant Constraints" window at the bottom of the main interface. In the editing window, double-click to open the constraint dialog box again for editing.

Note!

- HCLK constraints cannot be added if there is no existing compatible device.
- The positions that are available vary according to the different devices in the project.

Figure 3-24 Hclk Constraints




Define the Vref Driver

Create a new Vref Driver for configuring the Vref of the I/O port, and

SUG101-1.9E 20(150)

click the menu to create a new constraint in "Vref Constraints" at the bottom of the main interface, as shown in Figure 3-25.

Figure 3-25 Vref Constraints




Note!

- Specify the Vref constraint position by dragging.
- Modify the Vref name by double-clicking.

One Hit Drag

Quickly create primitive and I/O constraints information by following steps:


1. In Netlist window, select primitive or port, as shown in Figure 3-26. Figure 3-26 Select One Hit Drag Primitive



2. In Chip Array, select one or more location information, as shown in Figure 3-27.


SUG101-1.9E 21(150)

Figure 3-27 Select One Hit Drag Location



3. Click "Tools > One Hit Drag" or press "F3" to generate the constraint information directly, as shown in Figure 3-28.

Figure 3-28 One Hit Drag Constraints



Note!

Select the rectangle location by pressing "Ctrl" and clicking the left mouse button.

Find


Quickly find primitives, the I/O port, and edit the corresponding constraints information on the primitive or port by right-clicking menu, and the dialog box will appear, as shown in Figure 3-29.

The related operations are as follows:

- 1. Find by selecting "All Primitive" or "All Port".
- 2. Select the corresponding item, right-click "Edit * * * Constraint" to edit the constraints information at the bottom of the main interface.

SUG101-1.9E 22(150)

Figure 3-29 Find View



Update the Constraints Using Posp

Update the constraints information to the location information in the device layout information file.

View

As shown in Figure 3-30, the view contains commands that can be used to control the toolbars, display windows, zoom in and out/fit chip array, and package view. A brief introduction to the sub-menus is presented below:


- Toolbars: Display shortcut buttons in toolbars.
- Windows: Display different windows, as shown in Figure 3-31.
- Zoom Out: Zoom out on the chip array or package view.
- Zoom In: Zoom in on the chip array or package view.
- Zoom Fit: Zoom in on the chip array or package view according to the view size.

SUG101-1.9E 23(150)

Figure 3-30 View



Figure 3-31 Windows



Help

The help contains information about the software version and associated copyright information. Click on the "About" option and the prompt box will appear, as shown in Figure 3-32.

Figure 3-32 Help



3.4.2 Netlist and Project View

The netlist and Project views can display device information, user


SUG101-1.9E 24(150)

design, and path information for the constraints file, netlist information, etc.

Project

The project interface is shown in Figure 3-33. This displays the chip information related to the project, such as Part Number, the design files constraint files, device layout information file, and timing path file entered by the user.

Figure 3-33 Project View




Netlist View

As shown in Figure 3-34, the netlist displays the Ports, Primitives, Nets, Module, Timing paths, and corresponding quantity in the tree structure.

SUG101-1.9E 25(150)

Figure 3-34 Netlist View



Note!

 The name of the port, primitives, etc. in the full path and order is displayed alphabetically by default.

• Display port and net via combining bus and non-bus, as shown in Figure 3-35.

SUG101-1.9E 26(150)





Figure 3-35 Show Bus and Non-Bus Conjunctively

 Display the module in the hierarchy and show the number of instances in each module when placing the mouse on a module in the module list, as shown in Figure 3-36.

SUG101-1.9E 27(150)


Figure 3-36 Hierarchical View



 The sequential path is listed in the slack time from small to large, as shown in Figure 3-37.

SUG101-1.9E 28(150)

Figure 3-37 Timing Path



Netlist View

Netlist includes a right-click menu with the following functions:

- 1. Highlight the corresponding constraints location in the chip array.
- 2. Edit the corresponding constraints information.

Note!

If the current primitive, net or port has no position constraints, the highlighted function is not available, as shown in Figure 3-38.

SUG101-1.9E 29(150)




Figure 3-38 Netlist Right-Click Functions

3.4.3 Package View

As shown in Figure 3-39, the package view displays the package information for each chip based on the chip package information, displaying pins for I/O, power supply, ground, etc. When placing the mouse in a position, the I/O information of the location will be shown, including I/O type, bank, and LVDS.

SUG101-1.9E 30(150)

Package View 🗵 Chip Array 🔣 9 10 11 12 13 14 15 16 В В C С D ≉ Ε 4 Ε ÷ ♦ ♦ **(4)** F **(** G G Н ≉ ≉ **(4) (4) (4)** ♦ ♦ ♦ ♦ ≉ ≱ ≉ K K <u></u> † ₽ L ≉ Ν Ν Р R R 5 9 11 12 15 6 8 10 13 16

Figure 3-39 Package View

User I/O and multiplexing I/O, power, ground, and dedicated pins are also marked with different symbols and colors. The different symbols and colors used for the various pins are defined below:

- Red means BANK0 pins; Green means BANK1 pins.
- Blue means BANK2 pins; Yellow means BANK3 pins.
- "D" means single-ended and differential I/O in BANK0; The filling color changes according to the BANK.
- "D" means multiplexing I/O in BANK3; The filling color changes according to the BANK.
- "\$\frac{1}{2}" means VCC. The filling color does not change.
- "= " means VSS. The filling color does not change.
- "E" means bluetooth interface. The filling color does not change.
- "b" means NC.

As shown in Figure 3-40, the package view includes a right-click menu. The relevant functions are as follows:

SUG101-1.9E 31(150)


- Support zoom in/out view, and show differential IO pairs.
- Switch to display between the Top and Bottom View. The Top View is the default view.

Figure 3-40 Right-Click Function of Package View



In the package view, select "Show Differential IO Pairs" by right-clicking and selecting "Display difference pair" from the menu. As shown in Figure 3-41, the items in a differential pair are connected by a red line.

Figure 3-41 Differential Pair Display



The package view displays the I/O port constraints position, which can be set in the following two ways:

SUG101-1.9E 32(150)

- Drag the constraints location of the I/O port in the package view.
- Drag the I/O Port to the package view from the "Netlist" or "I/O Constraints" at the bottom.

Note!

- When dragging, the mouse will display the name of the port that is being dragged.
- "S" indicates that the dragged port cannot be placed at the desired location.


3.4.4 Chip Array View

The chip array view of the FloorPlanner is shown in Figure 3-42. The chip array shows the distribution of IOB, CFU, and DSP according to the chip ranks and displays all constraint locations in real-time and support functions of enlarging, reducing, repeating location, suspending, dragging and dropping, etc.

The IOB is all IOB locations of the die, and is distinguished by different colors:

- White corresponds to the I/O location.
- Red is the location of an unpackaged I/O.
- The blue IOB in the GW2AR-18, GW1NR-4, GW1NR-4B, GW1NR-9, and GW1NSR-2C series indicates the I/O of embedded SDRAM.

Figure 3-42 Chip Array View




SUG101-1.9E 33(150)

Chip array includes grid mode, macro element mode, and primitive mode.


 Grid mode: Macroscopically display constraint position in grid scale, as shown in Figure 3-43.

Figure 3-43 Grid Constraint



 Macro element mode: Display constraint position in CLS, block, etc., as shown in Figure 3-44.


Figure 3-44 Macro Element Constraint



Primitive mode: Display constraint position in reg, lut, etc., as shown in

SUG101-1.9E 34(150)

Figure 3-45. Figure 3-45 Primitive Constraint



The chip array supports the following dragging functions:

- Drag from array: Applies to the constraint position occupied by the particular primitive. Can be dragged optionally in Array.
- Drag from Netlist to Array to generate and specify constraints.
- Drag from Edit to Array to specify constraints.

The built-in Chip View is used to display the current view position relative to the entire chip in real time. The Chip Array view follows when dragging the white box in the chip. The Chip Array distinguishes between constraint type and displays the constraint position in different colors. The meaning of each color is as follows:

- White: Display the constraint position in the selection state or highlighted state.
- Dark blue: Display the position information for the reserved constraints, indicating that the position cannot be occupied again.
- Light blue: Display the I/O and Primitive locations constrained in one grid or within a range.

The chip array incorporates a right-click menu. The functions are as follows:

- Zoom in/out view.
- Show constraints in view, place view, and multi-view.
- Show I/O connection.
- Convert place to constraints.
- Eliminate highlighting.
- Remove and copy location information.


Note!

• If grid, block, reg, or lut, etc. are selected in the view, the "Copy Location" is

SUG101-1.9E 35(150)

- available on the right-click menu.
- If no grid is selected, the function is not available, as shown in Figure 3-46.
- Select an area by holding "Ctrl" and clicking on the left mouse button. Copy the location of the selected area by right-clicking and selecting the "Copy the Location" option. The replicated location can be pasted directly into any constraints in the editor.

Figure 3-46 Right-Clicking on the Chip Array




The Show Place View also shows the Lut and Reg density, as shown in Figure 3-47.

- ALL Instance: Shows all Instance places. Light green indicates less than five, green indicates six to ten, and dark green indicates more than ten.
- Only Lut: Shows all lut places. Light green indicates less than two, green indicates three to four, and dark green indicates more than four.
- Only Dff: Shows all reg places. Light green indicates less than two, green indicates three to four, and dark green indicates more than four.

SUG101-1.9E 36(150)

Figure 3-47 Show Place View



The chip array view also highlights the timing paths, as shown in Figure 3-48.

Figure 3-48 Highlighted Timing Path



SUG101-1.9E 37(150)

3.4.5 Constraint View

The constraint view includes I/O constraints, primitive constraints, group constraints, etc., which are used to display the detailed information of each constraint and provide the constraints editor function and the drag position function. A brief introduction to each view is provided below.

I/O Constraints

The I/O constraints view is as shown in Figure 3-49. The available functions are as follows:

- Display all attributes and constraints information of the I/O port in the user design, such as direction, bank, I/O type, pullMode of port, etc.
- Provide the functions for editing constraints location, attributes, etc.
- Change the constraints information by dragging, double-clicking, etc.

Note!

- Set the I/O location information by dragging or double-clicking.
- Display the I/O name when dragging/dropping the I/O.
- When dragging the I/O into the chip array, the placed position lightens, and the color of the implacable position brightens.
- After setting, the constraint position in the chip array is highlighted in light blue, and the constraint position in the package view is highlighted in orange.


The functions available on the right-click menu are as follows:

- Cancel placement;
- Reset port attributes;
- Highlight the constraint position;
- Update the constraints according to the device layout file;
- Set the I/O type, turnover rate, pull mode, drive mode, BANK voltage, etc;
- The right-click menu supports bulk modification of the port attributes.

Note!

Users can select multiple ports. If multiple ports have the same property values, they can be configured uniformly via the right-click menu.

Figure 3-49 I/O Constraint View



SUG101-1.9E 38(150)

Primitive Constraints


The primitive constraints view is shown in Figure 3-50. The functions as follows:

- Display the name, type, location, and exclusive information for all primitive constraints.
- Editing.

Note!

- Modify the location information by dragging or double-clicking the input.
- Select exclusive information by double-clicking.
- Right-clicking on the menu allows the user to highlight constrained positions;
 remove, add, and update constraints; and set the parameter value.
- The syntax and acceptability of the location will be checked when the primitive constraints are manually inputted. The error message dialog box will be as shown in Figure 3-16 and Figure 3-17.

Figure 3-50 Primitive Constraints View




Group Constraints

The group constraints view is shown in Figure 3-51. The functions are as follows:

- Display the name, type, number of primitive, location, and exclusive information, including primitive and relative.
- As shown in Figure 3-15 and Figure 3-19, double-click on the corresponding group, open the dialog box and edit the constraint information.
- The right-clicking menu allows the user to highlight constraints positions; remove, add, and update constraints; and set the parameter value.

SUG101-1.9E 39(150)

Figure 3-51 Group Constraints View



Resource Reservation


The resource reservation view is shown in Figure 3-52. The functions are as follows:

- Display location information for all the currently reserved constraints.
- The right-clicking menu allows the user to highlight constrained positions, and remove, add, and update constraints.
- The name is used to distinguish between the usage constraints. It cannot be modified.

Note!

Users can modify the location information by dragging or double-clicking on the input.

Figure 3-52 Resource Reservation View



Clock Assignment

The clock assignment view is shown in Figure 3-53. The functions are as follows:

- Display information on current clock constraints.
- The right-clicking menu allows users to add and remove clock constraints.


Note!

- Double-click to edit.
- If no location information is available, the clock constraint does not support the drag/drop function.

SUG101-1.9E 40(150)

The clock constraint view is shown in Figure 3-21.

Figure 3-53 Clock Constraint View



Quadrant Constraints

The quadrant constraints view is shown in Figure 3-54. The functions are as follows:

- Display all quadrant constraints, including instance name, type, and quadrant location.
- The right-click menu allows the user to add new quadrant constraints and remove the existing constraints.

Note!

- The quadrant constraints are valid only for DCS and DQCE devices.
- The quadrant constraint is shown in Figure 3-22 and Figure 3-23.

Figure 3-54 Quadrant Constraints View



Hclk Constraints


The Hlk constraints view is as shown in Figure 3-55. The functions are as follows:

- Display the location constraints for each instance for hclk, including instance name, type, and quadrant location.
- The right-click menu allows the user to add new constraints and remove the existing constraints.

The create clock constraint is shown in Figure 3-24.

SUG101-1.9E 41(150)

Figure 3-55 Hclk Constraints View



Vref Constraints

The Vref constraints view is shown in Figure 3-56. The functions are as follows:

- Display Vref driver information defined by the user. The user can customize the Vref name and location.
- The right-click menu allows the user to add and remove constraint information.

Note!

Set location information by dragging.


Figure 3-56 Vref Constraints View



3.5 Tcl Console View

The Message View is shown in Figure 3-57. The output result is displayed.

Figure 3-57 Message View



SUG101-1.9E 42(150)

3.6 Create Constraints - Drag Mode

The constraints editor supports the creation of I/O constraints, primitive, group, esource, ock, quadrant, Hclk and Vref. Users can create constraints on the tools. See <u>3.4.1 Menu for details</u>.

Note!

You can also create constraints in other ways. Take "drag/drop", for instance. This section describes how to generate a onstraint by dragging and dropping.

3.6.1 Set I/O Constraints Position

Users can set the I/O constraints position via the following process:

After initiating the FloorPlanner and reading the design file, the constraints for all ports in the netlist are automatically loaded into the I/O constraints editor.

You can drag in the following two ways:

- 1. In Netlist (on the left), select port and drag it to the chip array.
- In I/O constraints editor (located below), select constraints and drag it to the chip array. Place it if permitted. The constraints location will then be changed to the IOB Location, as shown in Figure 3-58.

Floor Flanner

Fle Sook View Help

List

Project

Authority Set

Chip Array

Fackage View

Project

Form (S)

Chip Array

Fackage View

Figure 3-58 Drag to Chip Array to set I/O Constraints

Drag to package view to set the I/O constraints. The steps are as follows:

SUG101-1.9E 43(150)


 In Netlist, drag port to package view and place it in a permissible location.

2. Change the location of the constraints to the pin in the package view, as shown in Figure 3-59.

Note!

You can also set I/O constraints by dragging the constraints in the I/O constraints editor to the package view.

Figure 3-59 Drag to Package View and Set I/O Constraints



As shown in Figure 3-60, users can set the constraint location for the port in the constraints editor. The steps for doing this are as follows:

- Select port in Netlist.
- Select IOB in chip array.
- 3. Press "F3".

Note!

You can also select IOBLOCK by zooming out on the chip array.

SUG101-1.9E 44(150)




Figure 3-60 Set I/O Constraints Location Constraint by F3

In addition to the three methods described above, users can also enter the required constraint location by directly double-clicking on the I/O constraints location.

3.6.2 Create Primitive Constraints

Primitive constraints can be created in two ways. The steps are as below.

Set primitive constraints by dragging to chip array

- In Netlist, double-click or right-click on the menu. Select "Edit Constraint" and generate primitive constraints, and add the corresponding primitive constraints to the primitive constraints editor.
- 2. After generating the constraints, set the constraint location, select the corresponding constraints in the primitive constraints editor, and drag it to the chip array, as shown in Figure 3-61.

Note!

- You can also right-click the menu in the primitive constraints editor to select "Select Primitives". The Primitive Finder is displayed. Select the primitive and click "OK". Add the corresponding primitive constraints to the primitive constraints editor.
- Alternatively, select the corresponding primitive in Netlist, drag it to the chip array, and set the location of the corresponding constraints.

SUG101-1.9E 45(150)




Figure 3-61 Drag to Chip Array and Set Primitive Constraints

Set the Primitive Constraints Location by clicking F3

- 1. Select primitive in the Netlist;
- 2. In the chip array, select the grid and press "F3" to set the primitive constraints location, as shown in Figure 3-62.

Note!

If no primitive constraints exist, FloorPlanner creates primitive constraints and restricts them to the selected grid location.

SUG101-1.9E 46(150)





Figure 3-62 Set Location of Primitive Constraints by Pressing F3

3.6.3 Create Group Constraints

As shown in Figure 3-63, create primitive group and relative group by right-clicking in the group constraints.

Figure 3-63 Right-Click Menu of Group Constraints Editor




Create Primitive Group Constraints

- 1. Right-click on the menu and click "New Primitive Group", the Edit Primitive Group menu will open.
- 2. Input Group Name, click "+", and the Primitive Finder window will open.
- 3. Select the primitive, click "Primitive Finder" to select "OK", and add it into Members.
- 4. Input the constrained Location in Locations.
- 5. Select "OK" in the Edit Primitive Group and add Group Constraints in Group Constraints, as shown in Figure 3-64.

SUG101-1.9E 47(150)

- Right-click "Timing Paths > Path_*" in Netlist.
- 7. When the menu opens, click "Edit Constraints" to add the group constraint that corresponds to path to group constraints editor.


Figure 3-64 Create Primitive Group Constraints



Create Relative Group Constraints

- Right-click on the menu and click "New Relative Group." The Edit Primitive Group menu will open.
- 2. Input group name, click "+", and the Primitive Finder window will open.
- 3. Select primitives.
- 4. Select "OK" and add it to the Member.
- 5. Add a relative position for each primitive.
- 6. Select "OK" in the Edit Primitive Group, as shown in Figure 3-65.

Figure 3-65 Create Relative Group Constraints



SUG101-1.9E 48(150)

3.6.4 Resource Reservation Creation

Create Resource Reservation

- 1. Right-click on Resource Reservation and the menu will open.
- 2. Click "Reserve Resources" to add the Resource Reservation constraint to the editor, as shown in Figure 3-66.

Figure 3-66 Create Resource Reservation



Set Resource Reservation Location

- 1. Select a constraint from the resource reservation and drag it to the target location in the chip array.
- Modify constraints location, as shown in Figure 3-67.
 In chip array, press "Ctrl" and select the area. Right-click "Copy Location" and copy the location to "Resource Reservation > Location" to modify. Then drag to set the resource reservation constraint location.

Note!

Or manually input the location by double-clicking "Constraints > Location" to modify the position.

SUG101-1.9E 49(150)




Figure 3-67 Copy Location in Chip Array to Set Resource Reservation Constraint

3.6.5 Create Clock Assignment

Create Clock Assignment Constraints

- 1. Right-click the menu in clock assignment, select "Clock/Control Assignment". The "Clock Assignment" dialog box will open.
- Click "+" and the "Find" dialog box will open. Select Net and click "OK" in Find.
- 3. Set net, select type from the drop-down list and set position and signal. Click "OK" to add the constraint to Clock Assignment, as shown in Figure 3-68.

SUG101-1.9E 50(150)

Find Name: Туре Name Fanout Instance Type 10 b_c[1] INS_IBUF 11 b_c[2] INS_IBUF 12 b_c[3] 2 INS_IBUF Net clk_c 13 $b_c[4]$ press "+" pop up Find to select net 2 INS IBUF Type BUFG 2 INS IBUF 14 b_c[5] Signal 15 b_c[6] INS IBUF 16 b c[7] CLK select signa INS IBUF LOGIC 17 SR 18 out_c[0] INS_DFF ress "ok" creat a clock Assigment OK Cancel press "ok" add selected net into clock Assigment OK Cancel

Figure 3-68 Create Clock Assignment Constraints

Modify Clock Assignment Constraints

In the Clock Assignment window, double-click on the name of the constraints to be modified. The clock assignment dialog box will open.

All properties except net, type, and the signal can all be modified, as shown in Figure 3-69.

Project Netlist ■ top ▶ Ports (23) Primitives (15)
alu_inst (INS_ALU) dffe_inst_Z (INS_DFFE) dle_inst_Z (INS_DLE)
lut3_inst0 (INS_LUT3) [] lut4_inst0 (INS_LUT4) [] lut4_inst1 (INS_LUT4) lut5_inst (INS_LUT5) Clock Assign lut6_inst (INS_LUT6) lut7_inst (INS_LUT7) Net CE_c lut8_inst (INS_LUT8) Type BUFG T mux16 inst (INS MUX16) mux2_lut5 (INS_MUX2_LUT5) ✓ CE mux2_mux8 (INS_MUX2_MUX8) mux4_inst0 (INS_MUX4) CLK mux4_inst1 (INS_MUX4) ▼ LOGIC ▶ Nets (30) SR ▶ Module ▶ ☐ Timing Paths OK Cancel Clock Assignment Net Signal Type CE_c Mes: I/O Constra: Frimitive Constra: Group Constra: Resource Reserva: Clock Assign: Quadrant Constra: Hclk Constra: Vref Constra:

Figure 3-69 Modify Clock Assignment Constraints

SUG101-1.9E 51(150)

3.6.6 Quadrant Constraints Creation


The quadrant constraints only apply to the following instance types:

- Dcs
- Dqce

Create Quadrant Constraints

- 1. In the Quadrant Constraints editor, right-click the menu, select "Select Dcs/Dqce", and the quadrant constraints dialog box will open.
- Click "+" and the Dcs/Dqce will open. Select "Instance" and click "OK" in Dcs/Dqce to finish setting the instance. Select the constraint location in "Position". Click "OK" to add the constraint to the quadrant constraints view, as shown in Figure 3-70.

Figure 3-70 Create Quadrant Constraints



Modify Quadrant Constraints

Double click on the name of the constraint you would like to modify in the Quadrant Constraints. The Quadrant Constraints window will open. The instance cannot be changed; only the position property can be modified, as shown in Figure 3-71.

SUG101-1.9E 52(150)




Figure 3-71 Modify Quadrant Constraints

3.6.7 Create Hclk Constraints

Create Hclk Constraints

The steps required to create Hclk Constraints are as follows:

- 1. In the Hclk Constraints window, right-click to open the menu and select "Select Hclk." Hclk Constraints will open.
- 2. Click "+" and Hclk will open.
- 3. Select the instance, and click "OK" in Hclk; set the instance, select the constraint position in position, and click "OK" to add the constraint to Hclk Constraints. As shown in Figure 3-72.

Note!

Hclk constraints only constrain the Instance of Clkdiv and dlltype types.

SUG101-1.9E 53(150)

Chip Array 🛛 Package View 🖂 Project Netlist ⊿ 🔤 top Ports (5) Primitives (6) ▶ Module Hclk Filter Туре W Hclk Constraints Name Туре Instance clkdiv_inst Position 2 sub_inst/clkdiv_inst INS_CLKDIV TOPSIDE[0] TOPSIDE[1] BOTTOMSIDE[0] set position BOTTOMSIDE[1] LEFTSIDE[1] RIGHTSIDE[0] RIGHTSIDE[1] Cancel press "OK" creat a Hclk Constraint OK Cancel Hclk Constraints Instance Туре Position clkdiv_inst INS_CLK... BOTTOMSIDE[0]

Figure 3-72 Create Hclk Constraints

Modify Hclk Constraints

The steps required to modify the Hclk constraints are as follows:

Double-click on the constraint name in Hclk Constraints. The "Hclk Constraints" dialog will open, as shown in Figure 3-73.

Note!

The instance cannot be changed. Only the position property can be modified.

SUG101-1.9E 54(150)

Chip Array 🛛 Package View 🖾 Project Netlist top ▶ Ports (5) Primitives (6) ▶ [Nets (19) D Module Hclk Constraints Instance clkdiv inst Position TOPSIDE[0] TOPSIDE[1] ▼ BOTTOMSIDE[1] ▼ BOTTOMSIDE [0] LEFTSIDE[0] LEFTSIDE[1] RIGHTSIDE[0] RIGHTSIDE[1] OK Cancel Hclk Constraints Position Туре clkdiv_inst INS_CLK... BOTTOMSIDE[0]


Figure 3-73 Modify Hclk Constraints

3.6.8 Vref Constraints Creation

Create Vref Constraints

In Vref constraints, right-click the menu and select "Define Vref Driver", add the Vref Constraints into Vref Constraints Editor, as shown in Figure 3-74.

Figure 3-74 Create Vref Constraints



Customize the Vref constraint name. The Vref name cannot be duplicated. If the user attempts to reuse an existing Vref name, a prompt will be displayed, as shown in Figure 3-75.

SUG101-1.9E 55(150)

Figure 3-75 Vref Rename Check




Set Location for Vref Constraints

Select a constraint in Vref Constraints, drag it into the chip array, and place it in a placeable grid, as shown in Figure 3-76.

Note!

- Users can also set the Vref constraints location in Vref Constraints;
- Select a constraint and drag it into the package view. If placeable, put it in an available place, as shown in Figure 3-77.

Figure 3-76 Drag to Chip Array to Modify Location



SUG101-1.9E 56(150)

| Fackage View | Fack

Figure 3-77 Drag to Package View to set Vref Constraint Location

SUG101-1.9E 57(150)

4 Timing Constraint

4.1 Static Timing Analysis (STA) Overview

Static timing analysis (STA) comprehensively analyzes the circuit netlist, calculates the establishment and maintenance time of the timing elements in the circuit, and determines whether it meets the requirements. The designer provides constraints incentives, and the software completes the computational analysis process automatically. Compared with the traditional analysis method, STA offers a short verification time and high coverage. STA starts with user constraints and analyzes specific timing models. Gowin software verifies the circuit performance, identifies possible timing violations, and generates timing analysis feedback to the user by analyzing data required time, data arrival time, and clock arrival time. Users can further adjust the circuit design as required to improve system working rate and stability.


Before STA, please learn the basic models, terms, and concepts described below.

4.1.1 Basic Model of Static Timing Analysis

STA is used for a timing analysis model that starts from the timing component and end with the timing component. The basic model is shown in Figure 4-1. The REG0 trigger synchronizes data from D to Q at the clock effective edge. The data triggers REG1, which collects data from the REG0 trigger at the clock effective edge. STA is employed to verify whether REG1 can collect the data from the REG0 trigger correctly.

SUG101-1.9E 58(150)

Figure 4-1 Basic Model of Timing Analysis



The effective clock of the REG0 trigger is launch edge; the REG1 trigger effective clock edge is the latch edge. If we do not take into account the effect of the path constraints, the interval time of the two edges is usually one clock cycle or half a clock cycle.

4.1.2 Timing Analysis Terminology

The basic timing units involved in the timing model are as follows:


- Cells: Include LUT, DFF, MUX, DL, DDR, etc;
- Pins: Cells I/O port;
- Ports: I/O ports of the top-level module, usually the external pins of the device:
- Nets: Connection between pin and pin;
- Clocks: The clock set in timing constraint.

4.1.3 Timing Analysis Path

Usually, static timing analysis (STA) analyzes four types of paths and classifies them according to different start and end points, as shown in Figure 4-2:

- I2R: From input port to register;
- R2R: From register to register;
- R2O: From register to output port;
- I2O: From input to output.

SUG101-1.9E 59(150)



STA calculates the data arrival time and data required time through four types of paths.

The data arrival time refers to the time required from the beginning of the timing path to the end point. The data required time refers to the time required for the data to arrive. When calculating the data arrival time, the clock path has a clock skew, which refers to the time difference between the clock and the clock port.

4.1.4 Common Timing Checks

Setup Time and Hold Time Check

- Setup time: The shortest time for data stability before the clock effective edge. If the time is not met, the next level register cannot collect data properly.
- Hold time: The shortest time for data stability after the clock effective edge. If the time is not met, the data will be overwritten by the new data transmitted by the superior register.

Recovery Time and Removal Time Check

- Recovery time: Before clock effective edge; the shortest time for signal removing asynchronous reset to keep stable. If the time is not satisfied, the register may not enter the normal working state.
- 2. Removal time: After clock effective edge; the shortest time for signal removing asynchronous reset to keep stable. If the time is not satisfied, the register may not enter the normal working state.

SUG101-1.9E 60(150)

MPW Check

MPW: Min. width of high and low level recognized by internal chip components. The clock will not normally be recognized if the MPW is lower than the width.

STA usually checks the above three types of tests and recommends the layout process to better meet the user's requirements for timing.

4.2 Timing Constraints Editor

4.2.1 Overview

Gowin STA supports multiple timing commands, such as constraints on clock, I/O, path, and clock report command. The user can add timing constraints using GUI provided by the STA.

STA supports default timing analysis. The default clock rising edge is 0 ns, falling edge is 5 ns, and the cycle is 10 ns.

STA provides timing analysis in the cross-clock domain for all clocks by default. If cross-clock domain analysis is not selected, the relationship between clocks can be set via specific timing constraints.

STA provides two timing reports: HTML and text. HTML is the default setting. The default content of the timing report includes setup time check, hold time check, maximum frequency calculation, and minimum clock pulse check. A custom report based on the specific requirements is also supported.

4.2.2 Open Editor

Start Timing Constraints Editor


After creating a project and running Synthesize in Process window in Yun Yuan software, select "Process > Timing Constraints Editor" from the menu to open the timing constraints editor, as shown in Figure 4-3.

Note!

The netlist of the project is automatically loaded into the timing constraints editor.

SUG101-1.9E 61(150)

Figure 4-3 Process View



4.2.3 Create and Open the Constraints File

The usage of the timing constraints editor is introduced below with a set of examples.

Create Constraints File

The steps required to create a constraint file are as follows:

- 1. Click "File > New", the "Open File" dialogue will open.
- Select "Timing Constraints File", as shown in Figure 4-4.

Note!

You can also open a new timing constraints file by taking the following steps:

- Click the "New" icon on the toolbar.
- Use the "Ctrl+N" shortcut.

SUG101-1.9E 62(150)





Figure 4-4 Open New Timing Constraints File

Click "OK", and a new timing constraints file will open, as shown in Figure 4-5.

Figure 4-5 Create Timing Constraint File



- Name: Input the name of the new sequential constraint file. The .sdc and .scf suffixes are supported.
- Create in: Select the constraint file location by clicking on the "Browse" button. New constraint files are stored in the src folder of the project by default.
- Add to current project: If this is checked, the constraints file will be added to the project automatically.

SUG101-1.9E 63(150)

Open Constraint File

The steps required to open a constraint file are as follows:


- Click "File > Open".
- 2. Open the "Open File" dialogue box, as shown in Figure 4-6.

Note!

You can also open a constraints file by taking the following steps:

- Click the "Open" icon on the toolbar.
- Use the "Ctrl+O" shortcut.

Figure 4-6 Open Timing Constraint File




Select the location in which the timing constraint file is stored, and select the file you wish to open.

4.2.4 Editor

After creating or opening the constraints file, the editor interface will be displayed, as shown in Figure 4-7.


SUG101-1.9E 64(150)

Figure 4-7 Timing Constraint Editor



The Netlist Tree view is as shown in Figure 4-8.

Figure 4-8 Netlist Tree View



The Netlist Tree window contains various elements of the current network table file, including top module, I/O ports, nets, and primitives.

- ": check flatten.
- "": check hierarchy.

The middle and right area of the main interface is the constraint editing area, as shown in Figure 4-9. The left list is the timing constraint list, and the right side is the editing list. Click on a constraint type from the type list, and the constraint editing list will be displayed in the edit area list.

SUG101-1.9E 65(150)

Timing Constraints Clock Name Divide by Period Fall Multir Type Frequency Rise Clocks 10ns 100MHz Clock Latency Clock Uncertainty Clock Group I/O Delay ■ Path False Path Max/Min Delay Multicycle Path ■ Report Report Timing Report High Fanout Nets Report Route Congestion Report Min Pulse Width Report Max Frequency Report Exception Set Operating Conditions


Figure 4-9 Constraint Edit View

4.2.5 Timing Constraints

There are two GUI interfaces for timing constraints:

1. Click "Constraints" in the menu. Select the timing constraints command and open the GUI by selecting the corresponding constraint command, as shown in Figure 4-10.

Figure 4-10 Open Timing Constraint View in Menu



2. Right-click the table on the right side of the STA to select different timing constraint commands based on the different options in the middle, as shown in Figure 4-11.

SUG101-1.9E 66(150)

4 Timing Constraint 4.3 Edit the SDC File


Clock Name **Timing Constraints** Period Туре Frequency Divide by Multiply by ■ Clocks Clock Latency Clock Uncertainty Set Clock Latency Clock Group Set Clock Uncertainty I/O Delay Set I/O Delay ■ Path Set Clock Groups False Path Max/Min Delay Create Clock Multicycle Path Create Generated Clock ■ Report Report Timing Report High Fanout Nets Report Route Congestion Report Min Pulse Width Report Max Frequency Report Exception Set Operating Conditions

Figure 4-11 Right Click to Open the Timing Constraint View

4.3 Edit the SDC File

You can open, read, and manually modify the SDC file in the timing constraints editor, as shown in Figure 4-12.

Figure 4-12 Edit SDC File



SUG101-1.9E 67(150)

4.4 Edit Timing Constraints

4.4.1 Clock Constraints


Create Clock

- Typically it is used to create the system master clock. The clock name, period, waveform, duty cycle, and clock source can be specified;
- STA provides a default clock. The period of the default clock is 10 ns, which takes up 50% of duty ratio, and the rising edge reaches;
- STA can create multiple clocks, which form multiple clock domains and support cross-clock domain analysis.

Users can add the clock constraints in two ways. The operations are as follows:

- 1. Add the clock constraints through the "Constraints":
 - a) In "Constraints", select "Create Clock... ", and the "Create Clock" dialog box will open, as shown in Figure 4-13;

Figure 4-13 Create Clock Constraint



 Fill in the Clock information, including the clock name, waveform, and objects.


Note!

- The figure on the right of the waveform is the clock waveform based on clock information;
- Click "" on the right of Objects, and the "Select Objects" dialogue will open, as shown in Figure 4-14;
- When the target object has a clock, select "Add" and add the clock to the target object, or the new clock will be ignored;

SUG101-1.9E 68(150)

 The default Waveform period is 10 ns, 0 ns is the uplift edge, and the half cycle is the descending edge.


Figure 4-14 Objects



- The operations and functions represented in Figure 4-14 are as follows:
 - "Collection" specifies the searched object type.
 - "Filter" is filtered by wildcard.
 - Select "Objects" after searching, and the selected list will be displayed on the right.
 - -">" Add the selected items from the left list to the right list.
 - "> >" Add all items from the left list to the right list.
 - "<" Remove the selected item from the right list.
 - "< <" Remove all items from the right list.
 - Click "OK" to add objects.
- 2. Users can add clock constraints via the Netlist Tree:
 - Select I/O Port or Net in the Netlist Tree:
 - Right-click and select "Add Clock" to create a new clock, as shown in Figure 4-15.

SUG101-1.9E 69(150)

Figure 4-15 Create Clock Constraint



- After creating the clock, add the corresponding constraint to the clock, as shown in Figure 4-16.


Figure 4-16 Clock Constraint List



The related operations are as follows:

- 1. To edit the clock, double-click on the corresponding constraint on "Clocks", open the clock and edit the clock information.
- To remove a clock, right-click and select "Remove".
- To select a clock, right-click on the menu, and set the clock latency, clock uncertainty, or I/O delay information for the clock, as shown in Figure 4-17.

Figure 4-17 Right-click Contents of Clock List



SUG101-1.9E 70(150)

Generated Clock

- Create a derived clock based on the master clock, and the master clock and derived clock will be in the same clock domain.
- The constraints conducts frequency division, frequency multiplication, phase shifting, and adjusting duty ratio based on the master clock to create a derived clock.

Users can create a generated clock in the following two ways:

- 1. Create in "Constraints"
 - a) In "Constraints", select "Create Generated Clock" and "Create Generated Clock" will open, as shown in Figure 4-18.
 - b) Select "Source", add the clock associated with the source to "Master Clock", and select the master clock.
 - c) In Objects, click the "icon that appears on the right, and the "Select Objects" window will open. Select the target object.

Note!

- If no clock exists in the selected source, the master clock has no options, and you will need to select the source again.
- In waveform, the graphic on the left displays the master clock waveform figure, the graphic on the right displays the generated clock waveform figure based on the generated options (such as double frequency, frequency division). The rising edge, falling edge, and cycle information for the Clock are shown in the figure.

SUG101-1.9E 71(150)





Figure 4-18 Create Generated Clock Constraints

- 2. Create generated clock from clocks:
 - a) In Clocks, right-click the menu in the blank cell.
 - b) Select "Create Generated Clock" to create a new Generated Clock, as shown in Figure 4-19.

Figure 4-19 Right-click Contents of Clock List



Add new constraints in the table edit area.

The related operations are as follows:

- To edit a generated clock, double-click on the corresponding constraint in "Clocks", open the clock and edit the generated clock.
- 2. To remove a generated clock, select the clock you want to delete from the available list, right-click and select "Remove".

SUG101-1.9E 72(150)

Clock Latency

Constraints


- 1. Set delay before clock signal reaching the access point. You can set the max./min. delay respectively from the rising /falling edge to the access point by refining the parameters.
- 2. Clock latency is divided into two types: Network latency and source latency.
 - Network latency is the internal clock path delay;
 - Source latency is the external clock path delay;
- 3. The STA tool will automatically calculate the clock network latency; as such, users only need to specify the source latency.

Interface Operation

Users can create clock latency in the following two ways:

1. To create the clock latency constraint in "Constraints": From the "Constraints" menu, select "Set Clock Latency" and the "Set Clock Latency" dialog box will open, as shown in Figure 4-20.

Figure 4-20 Create Clock Latency



Input the latency information and click "OK" to save the constraint.

2. To create clock latency in Clocks Select a clock in Clocks, right-click and select "Set the Latency" to set the latency for the clock.

Note!

Create Objects in Latency in this way, Objects in Figure 4-20 will be automatically specified as the clock.

SUG101-1.9E 73(150)

Clock Uncertainty

Constraints


- a) Set clock uncertainty or offset to analyze clock transmission.
- b) Set uncertainty for setup and hold separately, or set uncertainty for the transmission of the clock rising edge and falling edge.
- c) It is possible to inform the STA of clock jitter, pessimistic, etc. via the constraint to influence timing calculation.

Interface Operation

Create clock uncertainty by following the steps outlined below:

a) In "Constraints", select "Set Clock Uncertainty" and the Set Clock Uncertainty window will open, as shown in Figure 4-21.

Figure 4-21 Create Clock Uncertainty



- b) Select the "From clock" type (From clock, Rise From, Fall from) and "To clock" type (To clock, Rise to, Fall to) on the left. Select the clock from all the created clock options listed on the right.
- c) After completing the required information, click "OK" to save the constraint and add the clock uncertainty.

Clock Group


- Specify the relationship between different clocks.
- STA provides the relationship between the group members by default. There is no correlation between groups.

Create a clock group by following the steps outlined below:

In the "Constraints" menu, select "Set Clock Groups".
 The "Set Clock Groups" dialog box will open, as shown in Figure 4-22.


SUG101-1.9E 74(150)

Figure 4-22 Create Clock Group Constraints



2. Click on the "icon to select the Clock for Group. As shown in Figure 4-23:

Figure 4-23 Clock Group Member List



- 3. Click "X" to remove the added group.
- 4. Click "OK" to save the constraint.

Note!

Click "Add" to add a row, if the user sets multiple clock groups.

4.4.2 I/O Delay

set_input_delay

 Specify the time that the data arrives at the input PORT (PORT), specify the clock associated with input (PORT) by "-clock", which must

SUG101-1.9E 75(150)

- be the clock in design.
- Input delay can be related to the rising edge (default) or falling edge (specified by "-clock_fall").

Note!

- Input delay includes external clock delay, add external clock delay when calculating arrival delay in default, when "- source_latency_included" specified parameters, exclude external clock delay when calculating arrival delay if specify "-source_latency_included".
- Add constraints for PORT based on same clock, if "- clock_fall" is specified in PORT 1, "- clock_fall" parameter unspecified in PORT 2, PORT 2 will cover PORT 1, unless specify - add_delay parameters.
- Input delay type "tln" in timing report generated by STA.

set_output_delay

Specify delay output for data by PORT and the reference clock of output delay. Output delay is associated with clock rising edge in default. Specify output delay is associated with falling edge by using "- clock_fall".

Note!

- By default, the external clock delay is not included in output delay. When using the "-source_latency_included" parameter, the external clock delay is included in the output delay.
- By default, the constraint covers the constraints that are added to the same PORT and has the same clock, different clock reference edges, avoid coverage via using the "-add_delay" parameter.
- In STA timing report, the output delay type is "tOut".
 - Create I/O delay constraints by following the steps outlined below:
- 1. In "Constraints", select "Set I/O Delay" and "Set I/O Delay" will open, as shown in Figure 4-24.

SUG101-1.9E 76(150)

Clock name:

Options

Input delay Output delay

Minimum Maximum Both

Rise Fall Both

Add delay

Source latency included

Delay value:

Objects:

OK Cancel

Figure 4-24 Create I/O Delay Constraints

- 2. I/O delay has input delay and output delay types. Select the delay type first.
- 3. After completing the delay information, click "OK" to save the constraint.

4.4.3 Path Constraints

False Path

In timing analysis, the timing analysis path is not required by the constraint.

Note!


All default clock paths STA provided are related and support cross-clock domain processing by default.

The steps to create a false constraint are as follows:

1. Select "Constraints > Set False Path", then "Set False Path", as shown in Figure 4-25.

SUG101-1.9E 77(150)

Figure 4-25 Create False Path Constraints




2. Click "on the right to select the object. Click "OK" to save the constraint.

Max/Min Delay

The steps to create Max/Min Delay constraints are as follows:

1. Select "Constraints > Set Max/Min Delay", then "Set Max/Min Delay", as shown in Figure 4-26.

Figure 4-26 Create Max/Min Delay Constraint



2. Select Delay Type (Max or Min), From and To type is same to set false path. After completing the delay information, click "OK".

SUG101-1.9E 78(150)

MultiCycle Path

By default, the STA performs a single-cycle clock analysis. The setup time check is the effective clock edge of the next clock cycle on the edge of source clock. However, this approach does not apply to certain timing paths. Logic design circuit analysis is the most typical example. More than one clock cycle time data will be required to stabilize if a logic circuit calculates a long or complex path. STA provides multiple cycle paths to set command set_multicycle_path, which allows users to set the N clock cycle of the path check. The path parameter defines the total clock cycles (total time period of the transmission path from signal original point to signal transmission). The signal propagation path is more than one clock cycle.

More cycle paths set command set_multicycle_path, which can be used for regulating setup time analysis and hold time analysis, rising edge/falling edge analysis, launch clock/latch clock analysis, etc. For multi-cycle paths, see the command parameters for details.

An exception is to loosen the relative relation between launch clock and latch clock, including the non-critical path and the associated clock path.


Note!

Setting multiple cycle path commands will have an impact on the setup time and hold time. If the -setup or –hold options are not specified, STA is -setup by default. If the -setup value is set, the hold value will not be affected. STA provides the ability to automatically restore hold by default. If the user specifies a hold value, STA will prioritize user settings.

The steps to create a multiple cycle path constraints are as follows:

1. Select "Constraints > Set Multicycle Path", and the "Set Multicycle Path" window will be displayed, as shown in Figure 4-27.

Figure 4-27 Create Multicycle Path Constraint



SUG101-1.9E 79(150)

2. Complete the relevant information in the dialog box, and click "OK" to save the constraints.


4.4.4 Operation Conditions Constraints

Set the constraints for the temperature level, speed level, and process angle of the FPGA chip.

The steps to create operating conditions constraints are as follows:

Select "Constraints > Set Operating Conditions". The "Set Operating Conditions" window will be displayed, as shown in Figure 4-28.

Figure 4-28 Create Operating Conditions Constraints



4.4.5 Timing Report

The usage of the constraint editor interface is as follows:

Report Timing

Report Content

Timing report, the file outputs report content according to timing report parameters.

Interface Operation

The interface operation steps are as follows:

- In the main interface, select "Timing Constraints > Report Timing".
- Right-click on the blank area of the right column and the "Create Report" window will appear, as shown in Figure 4-29.
- Select "Create Report" and the view will open, as shown in Figure 4-30.
- Fill in the relevant information in the dialog box, and click "OK" to save the timing report settings.

SUG101-1.9E 80(150)





Figure 4-29 Report Timing Creation Interface

Figure 4-30 Report Timing Interface



Report High Fanout Nets

Report Content

Report the number of Nets.

- Interface Operation
 - In the main interface, select "Timing Constraints > Report High Fanout Nets".
 - Right-click on the blank area in the right column and the "Create Report" window will open, as shown in Figure 4-31.

SUG101-1.9E 81(150)

- Select "Create Report" and the view will open, as shown in Figure 4-32.
- Complete the relevant information in the dialog box, and click "OK" to save the timing report settings.

Figure 4-31 Report High Fanout Nets Create Interface





Figure 4-32 Report High Fanout Nets Interface



Report Route Congestion

Report Content
 Report the congestion degree.

Interface Operation

The operation steps are as follows:

- In the main interface, select "Timing Constraints > Report Route Congestion".
- Right-click on the blank area in the right column. The "Create

SUG101-1.9E 82(150)

- Report" window will open, as shown in Figure 4-33.
- Select "Create Report" and the view will open, as shown in Figure 4-34.
- Complete the relevant information in the dialog box, and click "OK" to save the timing report settings.

Figure 4-33 Report Route Congestion Create





Figure 4-34 Report Route Congestion Interface



Report Min Pulse Width

Report Content

Report the minimum pulse width.

- Interface Operation
 - In the main interface, select "Timing Constraints > Report Min Pulse Width".
 - Right-click on the blank area in the column on the right and the "Create Report" window will open, as shown in Figure 4-36.

SUG101-1.9E 83(150)

- Select "Create Report" and the view will open, as shown in Figure 4-35.
- Complete the relevant information in the dialog box, and click "OK" to save the timing report settings.

Figure 4-35 Report Min Pulse Width Interface





Figure 4-36 Report Min Pulse Width Interface



Report Max Frequency

Report Content

Report the maximum frequency.

Interface Operation

The operation steps are as follows:

- In the main interface, select "Timing Constraints > Report > Report Max Frequency".
- Right-click on the blank area of the right column and the "Create Report" window will open, as shown in Figure 4-37.

SUG101-1.9E 84(150)

- Select "Create Report", and the view will open, as shown in Figure 4-38.
- Complete the relevant information in the dialog box, and click "OK" to save the timing report settings.

Figure 4-37 Report Exception Interface





Figure 4-38 Report Max Frequency Interface



Report Exception

- Report Content Report Exception.
- Interface Operation

The operation steps are as follows:


- In the main interface, select "Timing Constraints > Report > Report Exception".
- Right-click on the blank area of the right column and the "Create Report" window will appear, as shown in Figure 4-39.
- Select "Create Report", and the view will open, as shown in Figure 4-40.
- Complete the relevant information in the dialog box, and click "OK" to save the timing report settings.

SUG101-1.9E 85(150)

Timing Constraints Analysis type From Clock To Clock From Through ■ Clocks Clock Latency Clock Uncertainty Clock Group I/O Delay ■ Path False Path Max/Min Delay Multicycle Path ■ Report Report Timing Create Report Report High Fanout Nets Report Route Congestion Report Min Pulse Width Report Max Frequency Report Exception Set Operating Conditions

Figure 4-39 Report Exception Interface

Figure 4-40 Report Exception Interface



After performing timing analysis for the whole project, the software will automatically generate the timing report. To view this report, switch to the process interface and double-click "Timing Analysis Report", as shown in Figure 4-41. Click the required command in the middle of the view, and the report will appear on the right.

SUG101-1.9E 86(150)




Figure 4-41 View Timing Reporting Interface

4.4.6 Save and Export

After editing all constraints, click "File > Save" or "File > Save As". Save the constraint information in the current editor to a temporal constraint File (.sdc). See <u>Appendix B</u> for the timing constraints file format.

4.5 Priority of Timing Constraints

The STA covers multiple types of timing constraints. The following list is ordered from highest priority to lowest.

- create_clock and create_generated_clock
- 2. set_multicycle_path
- set_max_delay and set_min_delay
- set_false_path
- set_clock_groups

Note!

STA only sorts the timing constraints that generate competition on the same timing path. Constraints that are not listed do not create competition between different types of constraints.

SUG101-1.9E 87(150)

5 Timing Analysis View

The FloorPlanner tool provides timing optimization and help users to realize timing closure by modifying physical location constraints and the key path, etc.

Please see the following steps to optimize timing using the FloorPlanner:

- 1. Create a new project.
- 2. Double click on the "Synthesize" option to generate a netlist file with an .vm suffix after the synthesis.
- Add the physical constraints file and the timing constraints file. The
 physical constraints and timing constraints are not imperative; however,
 they are recommended for better project implementation.
- 4. Run "Place & Route" for placement and routing, and generate the data stream file concurrently.

Note

Before placing and routing, the "Place & Route" dialog box needs to be set and the "Generate Post-Place File" needs to be set to "True". The .posp file is used for the FloorPlanner to read the layout location, as shown in Figure 5-1.

SUG101-1.9E 88(150)





Figure 5-1 Posp File Settings

- 5. View the Timing Report to verify whether the Max. frequency meets the needs or not. If not, use FloorPlanner to generate multi-constraints and multi-iterations to achieve timing closure.
- 6. Read the physical constraints and timing constraints files.
- 7. Start the FloorPlanner tool. Load the .posp file after placement and routing has been performed. See the "Netlist" window for the .posp files, ports, primitives, and location constraints information, as shown in Figure 5-2.


Figure 5-2 Read .posp File



SUG101-1.9E 89(150)

8. Load the .timing_paths file. The critical path information is listed in the "Netlist > Timing Paths" window. This includes the slack, arrival time, require time, etc. of each path, as shown in Figure 5-3.

Figure 5-3 Read Timing Constraint File



Note!

In the process of repeated debugging, there is no requirement to load the .posp file and .timing_paths file each time. You can reload them by using the "Reload" option.

- 9. Analyze and adjust constraints location. Finding the key path and modifying the code or device location may help to achieve timing closure. In the FloorPlanner tool, you can also adjust the pin location for timing closure. The steps required to do this are as follows:
 - Find the module info. in the key path:
 - Check the instance info. along the key path and find the module from the instance name.
 - Right-click on the key path and select "Highlight Corresponding Module", as shown in Figure 5-4. The modules will be highlighted in red, as shown in Figure 5-5.

SUG101-1.9E 90(150)





Figure 5-4 Module Operation of Highlighting Key Path

Figure 5-5 Highlight Module of Key Path in Red



- Check the module location and key path signal flow.
 - Select one Module, right-click and select "Highlight Group Constraints". The group module location will be highlighted in white in the chip array view.
 - During timing closure, the key path signal flow is important.
 Select one key path in the FloorPlanner tool, right-click and select "Highlight". Check the path signal flow in the "Chip Array" view, as shown in Figure 5-6.

SUG101-1.9E 91(150)




Figure 5-6 Key Path Signal Flow

Adjust improper locations.

As shown in Figure 5-6, the locations are relatively centralized; only one is located far apart. Check the key path signal flow. A winding path with a large span influences timing. You can drag the location that is out of line and shorten the winding path, as shown in Figure 5-7.

SUG101-1.9E 92(150)




Figure 5-7 Location After Adjustment

10. Rerun "Place & Route" to view the timing result. If the frequency does not meet the requirements, repeat Steps 5-9.

SUG101-1.9E 93(150)

Appendix A Physical Constraints Syntax Definition

A.1 I/O Constraints

The registers (port, buffer, I/O) and the I/O logic devices can be constrained to the specified IOB location using the IO constraint.

Syntax

"IO_LOC" """obj_name"" obj_location ["exclusive"] ";"

Constraint Elements

obj_name

obj_name: the name of the port、 the I/O buffer, the I/O register, and the I/O logic device can be used for obj_name.

obj location

obj_location is the IOB location. For example "A11", "B12" etc. If multiple locations are specified, the locations need to be separated by commas, such as "A11, B2".

exclusive

Exclusive is optional. After the constraint position, the device that specified by the obj_name can only be placed in the obj_location of the constraint statement.

Note!

 When the obj_name is escaped name format (starting with a backslash and ending with a space), the obj_name must be quoted on both sides.

SUG101-1.9E 94(150)

Examples and Explanation

```
Example 1:
```

IO_LOC "io_1" A1;

//io_1 should be located to the pin A1.

Example 2:

IO LOC "io 1" A1, B14, A15;

//io_1 should be located in the pin A1, pin B14, or pin A15, one of the three positions will be taken for the layout.

Example 3:

IO_LOC "io_2" A1 exclusive;

// io_2 should be located in pin A1, and pin A1 can only be used by io_2.

Example 4:

IO LOC "io 2" A1, B14, A15 exclusive;;

//io_2 should be located in pin A1, B14, or A15, and all these locations can only be used by io_2.

A.2 PORT Attributes Constraints

Port attribute constraint is used for setting various attribute values of the ports. For example, the level standard IO_TYPE of the port, PULL_MODE (pull-up/pull-down mode), drive capability DRIVE, etc.. Please refer to the corresponding data sheet for the detailed attribute setting standards.Syntax

```
"IO_PORT" """port_name """ attribute "=" attribute_value ";"
```

Multiple attributes can be set in a constraint statement, Each attribute can be separated by spaces.

Constraint Element

- The port name that requires the attribute constraints
- attribute and attribute value

Examples and Explanation

Example 1:

IO_PORT "port_1" IO_TYPE = LVTTL33;

SUG101-1.9E 95(150)

```
// Set the IO_TYPE at port_1 as "LVTTL33".
```

Example 2:

IO_PORT "port_2" IO_TYPE = LVTTL33 SLEW_RATE = FAST PULL_MODE =KEEPER;

// Set the IO_TYPE at port_2 as the "LVTTL33', SLEW_RATE value is "FAST", PULL MODE value is "KEEPER".

Example 3:

```
IO PORT "port 3" IO TYPE=LVDS25;
```

// BUF at port_3 is general IBUF, transform the IBUF as TLVDS_IBUF through the constraint.

Example 4:

```
IO PORT "port 4" I3C MODE=ON OPEN DRAIN=OFF;
```

// I3C_MODE/MIPI_INPUT/MIPI_OUTPUT attribute is available only in the GW1N6K/GW1N9K/GW1NR9K/ GW1NS2K/ GW1NSR2K; The I3C_MODE attribute and the OPEN DRAIN attribute can't be set as "ON".

A.3 Primitive Constraints

Primitive Constraints are used to lay out the instances to the specified GRIDs. The constraints (LUT/BSRAM/SSRAM/DSP/PLL/DLL) and other instances can be restrained using the Primitive Constrains.

Syntax

```
"INS_LOC" """ obj_name"" obj_location ["exclusive"]";"
```

Constraint Elements

obj_name

The instance name.

obj_location

obj_location includes:

- 1) A location information, specifies to the LUT, such as: RxCy[0-3][A-B]
- 2) A range of the location information, specifies to the Multiple rows or columns, such as:Includes multiple PLS or LUT: "RxCy", "RxCy[0-3]" To specify multiple rows: "R[x:y]Cm", "R[x:y]Cm[0-3]", "R[x:y]Cm[0-3][A-B]"

SUG101-1.9E 96(150)

To specify multiple columns: "RxC[m:n]", "RxC[m:n][0-3]", "RxC[m:n][0-3][A-B]"

To specify multiple rows and columns: "R[x:y]C[m:n]", "R[x:y]C[m:n][0-3]", "R[x:y]C[m:n][0-3][A-B]"

Multiple ins_locations can be included in a constraint statement, which are separated by ",".

3) PLL Constraint Location

For the "PLL_L" or "PLL_R" of the PLL constraint position information, if more than one PLL are placed on the left side, it can be set to "PLL_L[0]", "PLL_L[1]" ...; if more than one PLL are placed on the right side, it can be set to "PLL_R[0]", "PLL_R[1]" ...

4) DLL Constraint Location

The DLL constraint locations are "DLL_TL", "DLL_BL", "DLL_TR", "DLL BR".

5) BSRAM Constraint Location

The BSRAM constraint locations are "BSRAM_R10[0]" (the first BSRAM at Line 10), "BSRAM R10[1]"....

6) DSP Constraint Location

The DSP constraint locations are "DSP_R19[0]" (the first DSP Block at Line 19), "DSP_R19[1]"... To specify a specific macro, it can be marked as: DSP_R19[0][A] or DSP_R19[0][B].

exclusive

The keyword "exclusive" is optional. After the location is restrained, the obj_location in the constraint statement can only place the instance specified by obj_name.

Examples and Explanation

Example 1

INS LOC "lut 1" R2C3, R5C10[0][A];

// lut_1 is constrained at the R2C3 and the first LUT of the 0th PLS of the R5C10.

Example 2

INS_LOC "ins_2" R5C6[2] exclusive;

// ins_2 is constrained at the 2nd PLS of the R5C6, and only the instance can be placed at this location.

Example 3

SUG101-1.9E 97(150)

```
INS LOC "ins 3" R[2:6]C1;
```

// ins_1 is constrained in the rows between the row 2 and the row 6, and in the column 1.

Example 4

```
INS_LOC "ins_4" R[1:4]C[2:6] exclusive;
```

// ins_3 is constrained in the row between row 1 and row 4, and in the column between column 2 and column 6. The location of the region can only be occupied by the instance.

Example 5.

```
INS_LOC "ins_5" R[1:4]C[2:6][1];
```

// ins_4 is constrained in the row between row 1 and row 4, and the first PLS of a GRID in the column between column 2 and column 6.

Example 6

```
INS_LOC "reg_name" B14;
```

// It is constrained to the IOB B14 by restraining the INS_LOC of the REGISTER/IOLOGIC.

Example 7

```
INS_LOC "dll_name" DLL_TL;
```

// It is constrained to the DLL top left come by restraining the INS_LOC of the DLL.

Example 8

```
INS_LOC "pll_name" PLL_L;
```

// It is constrained to the PLL left by restraining the INS_LOC of the PLL.

Example 9

```
INS LOC "bsram name" BSRAM R10[2];
```

// It is constrained to the third BSRAM in line 10 by restraining the INS_LOC of the BSRAM.

Example 10

```
INS_LOC "dsp_name" DSP_R19[2];
```

// It is constrained to the third DSP in line 19 by restraining the INS_LOC of the DSP.

Note!

A LUT4 can be placed in a lut1/lut2/lut3/lut4, a lut5 needs to occupy two LUT4s (one PLS),

SUG101-1.9E 98(150)

a lut6 needs to occupy four LUT4s (two PLS), a lut7 needs to occupy four PLSs (one GRID), and a lut8 needs to occupy eight PLSs (two GRIDs). Therefore, for constraints of the different Instance type, the minimum unit of the constraint location is also different. For the BSRAM/SSRAM/DSP (one DSP unit includes two MICROs and one MICRO includes two UNITs). The examples are as follows:

Example 11 LUT4 Unit Constraint

INS_LOC "lut4_name" R5C15[1][A];

// lut4_name is constrained to the first LUT in the first PLS of the R5C15.

Example 12 PLS Unit Constraint

INS LOC "lut5 name" R5C15[3];

// lut5_name is constrained to the third PLS of the R5C15.

Example 13 PLS Unit Constraint

INS_LOC "lut6_name" R5C15[0];

// lut6_name is constrained to the zeroth PLS of the R5C15 (the PLS[0] and PLS[1] will be occupied).

Example 14 GRID Unit Constraint

INS LOC "lut7 name" R5C15;

BSRAM type: INS LOC "bsram name" R10C5; // for GW2A55K

// lut7_name is constrained to the R5C15, the LUT7 will occuppy one GRID.

Example 15 GRID Unit Constraint

INS LOC "lut8 name" R5C15;

// lut8_nam is constrained to the R5C15, *lut8_name* will occuppy two GRID of the R5C15and the R5C16.

Example 16 DSP MICRO Unit Constraint

INS LOC "mult name" DSP R19[1][A]; // for GW2A55K

// mult_name is constrained to the the first macro of the second DSP in line 19.

A.4 Primitive Group Constraints

Primitive GroupConstraint is used to define a group constraint, the group is a integration containing various of Instance objects. The general Instances such as LUT, DFF, etc., or BUF, IOLOGIC, etc. can be added to a group using the Primitive Group constraints. And the location constraints of all objects in the group can be achieved by constraining the location of the group.

SUG101-1.9E 99(150)

Syntax

GROUPdefinition:

- "GROUP" group_name "=" "{" """ obj_names """ "}" ["exclusive"]";"
 Add the Instance to the group:
- "GROUP" group_name "+=" "{" """obj_names """ "}" ["exclusive"]";"
 The location of the group is constrained:
- "GRP_LOC" group_name group_location["exclusive"]";"

Note!

If group_name's format is the format of escaped name (begin with "\" and end with a space), the quotes at two sides of group_name are necessary.

Constraint Element

group_name

Define a name as the name of the group

obj_name

Obj_name is used to add the specified Instance object to the group

group_location

Specify the constraint location of the group, the group_location can at the IOB and the GRID

exclusive

The keyword "exclusive" is optional, which is at the end of the group definition statement or the location constraint statement;

An object can be included in multiple groups, but the object can only be included in the group that the "exclusive" keyword is added at the end of the group definition statement;

The "exclusive" at the end of the location constraint statement indicates that the constraint location can only be occupied by the objects within the group.

Examples and Explanation

Example 1

```
GROUP group_1 = { "ins_1" "ins_2" "ins_3" "ins_4" };
```

// Create a group named group_1 and add the objects ins_1, ins_2, ins_3, ins_4 into the group.

SUG101-1.9E 100(150)

Example 2

```
GROUP group_2 = { "ins_5" "ins_6" "ins_7" } exclusive;
```

// Create a group named group_2 and the objects ins_5, ins_6, ins_7, ins_4 can only be added into the group.

Example 3

```
GROUP group_1 += { "io_1" "io_2"};

// Add io_1, io_2 into group_1.
```

Example 4

```
GRP_LOC group_1 R3C4, A14, B4;
```

// The objects in the group_1 can be placed at R3C4, A14, B4.

Example 5

```
GRP_LOC group_2 R[1:3]C[1:4] exclusive;
```

// The Instance object in group_2 can be placed in the range of region R[1:3]C[1:4], and the Instance object in group_2 can only be placed in the scope.

A.5 Resource Reservation

The specified location or region can be reserved using the Resource Reservation constraint to avoid it is occupied in the layout.

Syntax

"LOC_RESERVE" location [res_obj] ";"

Examples and Explanation

Example 1

```
LOC_RESERVE R2C3[0][A] -LUT;
```

LOC_RESERVE R2C3[0][A] -REG;

Example 2

LOC_RESERVE IOR3, IOR6, R2C3, R3C4;

Example 3

```
LOC_RESERVE R[2:5]C[3:6], R3C[8:9];
```

// The location information for the constraints in the above examples will be preserved during the layout phase.

SUG101-1.9E 101(150)

A.6 Relative Group Constraints

The relative position constraints on the instance object can be achieved using the Relative Group Constraints.

Syntax

A group that defines a Relative constraint:

- "REL_GROUP" group_name "=" "{" """ obj_names """ "}"";"
 Add the Instance to the defined group:
- "REL_GROUP" group_name "+=" "{" """obj_names """ "}"";"
 The instance is restrained on the relative location in the group:
- "INS_RLOC" """ obj_name"" relative_location ";"

Constraint Element

obj_name

The name of the constraint object.

relative_location

The information description on the relative location in row and column.

Examples and Explanation

Example 1

```
REL_GROUP grp_1 = { "ins_1" "ins_2" "ins_3" "ins_4" };

INS_RLOC "ins_1" R0C0;

INS_RLOC "ins_2" R2C3;

INS_RLOC "ins_3" R3C5;
```

// Define a group constraint named grp_1 and add the ins_1, ins_2, ins_3, ins_4 into grp_1. The ins_1 is the relative location origin point R0C0, the ins_2 is constrained to the R2C3 relative to the ins_1, and the ins_3 is constrained to the R3C5 relative to ins_1.

A.7 Vref Constraints

The chip supports the external reference voltage. Each PAD of the chip (include IOLOGIC) can be used as an input PAD for the external reference voltage, which is valid for the entire BANK. The Vref Constraints can be used to constrain the name and location of the input pin of the external

SUG101-1.9E 102(150)

reference voltage.

Syntax

"USE_VREF_DRIVER" vref_name [location]";"

Constraint Element

- vref_nameCustomized VREF pin name
- location

Any PAD (include IOLOGIC) location in the chip can be used as a location for the VREF pin constraints.

Examples and Explanation

Example 1

```
USE_VREF_DRIVER vref_pin;
IO_PORT "port_1" IO_TYPE = SSTL25 VREF=vref_pin;
IO_PORT "port_2" IO_TYPE = SSTL25 VREF=vref_pin;
// Define a VREF pin named "vref_pin" and set the VREF attribute of port_1 and port_2 to vref_pin.
```

Example 2

```
USE_VREF_DRIVER vref_pin C7;
IO_PORT "port_1" IO_TYPE = SSTL25 VREF=vref_pin;
IO_PORT "port_2" IO_TYPE = SSTL25 VREF=vref_pin;
// Define a VREF pin named "vref_pin", constrain it to PAD C7 (bank 3, GW1N-4, WLCSP72), set the VREF value of port_1 and port_2 to vref_pin, and port_1 and port_2 will be placed in the bank that C7 locates.
```

A.8 Quadrant Constraints

The Quadrant is used to constrain objects such as DCS/DQCE that require quadrant layout to a specified quadrant (the GW1N family has LEFT and RIGHT quadrants, and the GW1N6K/GW1N9K/GW1NR9K and GW2A families have four Quadrants: TOPLEFT, TOPRIGHT, BOTTOMLEFT, BOTTOMRIGHT, see the relevant data sheet for the specific information).

SUG101-1.9E 103(150)

Syntax

• "INS LOC" ""obj name"" quadrant ";"

Constraint Element

obj_name

The name of the constraint object.

quadrant

```
GW1N series: "LEFT" ("L"), "RIGHT" ("R")
```

```
The GW1N6K/GW1N9K/GW1NR9K and GW2Aseries: "TOPLEFT"("TL"), "TOPRIGHT"("TR"), "BOTTOMLEFT"("BL"), "BOTTOMRIGHT"("BR")
```

Note!

Abbreviations are in parentheses.

Examples and Explanation

Example 1

```
INS_LOC "dcs_name" LEFT;
```

// Constrain the DCS object dcs_name to the LEFT quadrant (GW1N family).

A.9 Clock Assignment

The Clock Assignment constraint is a constraint on a specific wire to global clock wire or non clock wire in the design. There are eight main clocks and eight long-line resources in each quadrant of the chip resource. This constraint can be used to implement the routing constraints for the global clock line on the wire of the specific fanout (CLK/CE/SR/LOGIC) of the net.

BUFG[0-7] means the resources of eight master clocks.

BUFS means eight long wire resources.

LOCAL_CLOCK means this wire is not clock wire.

The CLK signal is the wire signal connected to the CLK pin, the CE signal is the wire signal connected to the CE pin, the SR signal is the wire signal connected to the SET/RESET/CLEAR/PRESET pin, and the LOGIC is the wire signal connecting the output pins of other logic devices.

SUG101-1.9E 104(150)

Syntax

"Clock_LOC" """net_name """ global_clocks "=" fanout [quadrant]";"

Note!

The keyword of "NET_LOC" is updated to "CLOCK_LOC", but "NET_LOC" used to constrain BUFG and BUFS still supports.

Constraint Element

net name

net name

global_clocks

BUFG[0-7] represents the resources of eight master clocks.

BUFS[0-7] represents the resources of eight Long terms.

LOCAL_CLOCK: Non clock wire

fanout

CLK: fanout is the wire of the CLK

CE: fanout is the wire of the CE

SR: fanout is the wire of SET/RESET (synchronous reset signal), CLEAR/PRESET (asynchronous reset signal)

LOGIC: fanout is the wire excluding the fanout

ALL: All fanout wire

Specify multiplefanouts, The symbol "|" can be used to separated.

Note!

If global clocks select LOCAL CLOCK, fanout[quadrant] is not optional.

quadrant

GW1N series: "LEFT" ("L"), "RIGHT" ("R")

The GW1N6K/GW1N9K/GW1NR9K and GW2Aseries: "TOPLEFT"("TL"), "TOPRIGHT"("TR"), "BOTTOMLEFT"("BL"), "BOTTOMRIGHT"("BR")

Note!

The word in the parentheses is an abbreviation, the quadrant constraint keyword is valid only when the main clock BUFG[0-7] resource is specified.)

SUG101-1.9E 105(150)

Examples and Explanation

Example 1

```
NET LOC "net" BUFG[0] = CLK LEFT;
```

// Constrain the wire of the CLOCK fanout of the NET object net to the 0th main clock resource (GW1N family) of the LEFT quadrant.

Example 2

```
CLOCK LOC "net" BUFG = CLK|CE;
```

// Constrain the wire of the CLOCK fanout of the NET object net and the wire of the CE fanout to the main clock resource.

Example 3

```
CLOCK LOC "net" BUFS = CE;
```

```
NET_LOC "net" BUFS = CE
```

// Constrain the wire of the CE fanout of the CLOCK object net to the long term resources.

Example 4

```
CLOCK_LOC "net" LOCAL_CLOCK;
```

// Constrain CLOCK object non clock wire of net.

A.10 Hclk Constraints

The CLKDIV/DLLDLY can be constrained to the relevant location through the CLKDIV/DLLDLY constraint. The constraint location at CLKDIV/DLLDLY is different from the normal instance object constraint position. The "TOPSIDE", "BOTTOMSIDE", "LEFTSIDE", and "RIGHTSIDE" indicates the four sides of the constraint location.

Syntax

```
"INS_LOC" """ins_name """ location";"
```

Constraint Element

obj_name

The instance name of the CLKDIV/DLLDLY is the obj_name.

location

"TOPSIDE[0-1]" ("TS[0-1]")

SUG101-1.9E 106(150)

```
"BOTTOMSIDE[0-1]" ("BS[0-1]")

"LEFTSIDE[0-1]" ("LS[0-1]")

"RIGHTSIDE[0-1]" ("RS [0-1]")

(Note: Abbreviations are in parentheses.)
```

Examples and Explanation

```
Example 1
INS_LOC "clkdiv_name" TS[0];
// Place the clkdiv_name to TOPSIDE[0].
```

SUG101-1.9E 107(150)

Appendix B Timing Constraints Syntax Definition

B.1 Clock Constraints

B.1.1 create_clock

Syntax

Command: create clock

Parameter: -period <period_value>

[-name <clock_name>]

[-waveform <edge_list>]

<source_objects>

[-add]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-period: Specify the clock period. The parameter value should be greater than 0, and the period unit is ns.

-name: Specify the clock name. The clock name must be unique. If the new clock has the same name as an existing clock, the existing clock will be overwritten with the new clock. If the name is not specified, the name of the first source object will be regarded as the clock name.

-waveform: Specify the time of the rising edge and falling edge of the

SUG101-1.9E 108(150)

clock. The difference time between the rising edge and falling edge should be less than one period. In general, if the rising edge arrives first, both the rising edge and the falling edge time should be less than one period. For example, "{0 5}" means the clock rising edge arrives at 0 ns, and the clock falling edge arrives at 5 ns; if the clock falling edge arrives, set the clock rising edge time to less than one period, and the falling edge time to equal to or greater than one period. If the period is set to 10 ns, "-waveform {5 10}" means the clock falling edge arrives at 0 ns, and the clock falling edge arrives at 5 ns.

-add: Use the -add option to add multiple clocks to the same source object, or a new clock with a different clock name on the same source object will be ignored when the source object already has a clock.

-source_objects: Specify the actual source objects that the clock arrives at, such as PORT, PIN, NET, etc. When the source object already has a clock, the new clock with a different clock name on the same source object will be not ignored if the –add option is specified. Users can add multiple clocks to the same source object with the –add option. If the source object is not specified when the clock is created, the new clock will be ignored.

Examples:

Create a clock that has a period of 10 ns and the falling edge arrives first:

create_clock -name clk -period 10.000 -waveform {5 10} [get_ports {clk}]

Create a clock with the duty cycle of 40%:

create_clock -name clk -period 10.000 -waveform {6 10} [get_ports
{clk}]

Create two clocks to one input port:

- create_clock -period 10 -name clk # command is ignored and no clk can be created
- create_clock -period 10 -name clk [get_ports {clk}] # Create clk successfully
- create_clock -period 10 -name clk1 [get_ports {clk}] # commands is ignored and no clk can be created because -add is not used.

create_clock -period 20 -name clk1 -add [get_ports {clk}]

Create clk1 successfully.

SUG101-1.9E 109(150)

B.1.2 create_generated_clock

Syntax

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-name: Specify the name of the generated clock. If –name is not specified, the name of the first source object will be regarded as the clock name. The clock name must be unique. If the new clock has the same name as an existing clock, the existing clock will be overwritten with the new clock.

-source: Specify the source from which the generated clock is from. If there is more than one clock on this object, the -master_clock option must be used to specify the original clock.

-master_clock: Specify the master clock of the generated clock.

-edges: Specify the edge list of the generated clock. This option specifies a three positive ascending order integer parameter list, which

SUG101-1.9E 110(150)

indicates the relationship between the first rising edge of the generated clock, the first falling edge of the generated clock, the second rising edge of the generated clock, and the master clock edge. For instance, we mark the first rising edge of the master clock as 1, the next falling edge is 2, the next rising edge is 3 ..., the marker numbers of the master clock edges are elements of the edge list; we can create a two divider generated clock with "-edges {1 3 5}".

-edge_shift: Specify the edge shift of each edge. This option should be used together with the "-edges" option. It can be specified as any number, but the edge cannot go beyond the adjacent border.

Note!

"-edge" and "-edge_shift" cannot be used together with the other parameters used for waveform adjustment, except "-invert".

-divide_by: Specify the divider value; the value should be a positive integer.

-multiply_by: Specify the multiplier value; the value should be a positive integer.

-duty_cycle: Specify the duty cycle of the generated clock; the value should be a positive integer lower than 100.

-add: When specifying this option, this clock can coexist with an existing clock.

-invert: Specify if the waveform of the generated clock is inverted.

-phase: Specify the phase shift of clock edges in degrees.

-offset: Specify the offset of clock edges in time values.

-source object: Specify the actual source objects that the generated clock arrives at, such as PORT, PIN, NET, etc.

Examples and Explanation

Create a 2*divider generated clock to port A by using "-divide_by": create_clock -period 10 [get_ports clk]

create_generated_clock -name genClk -source [get_ports {clk}]
-divide_by 2 [get_ports {a}]

Create a 2*divider generated clock to port a by using "-edges":

create_generated_clock -name genClk -source [get_ports {clk}]
-edges {1 3 5} [get_ports {a}]

SUG101-1.9E 111(150)

```
# Create a 2*multiplier clock with a 40% duty cycle:
    create_generated_clock -name genClk0 -source [get_ports {clk}]
-multiply_by 2 -duty_cycle 40 [get_pins {pll_out}]
    # Create an inverted clock 2*divider relative to the output of the source
clock:
    create_generated_clock -name genClk1 -source [get_ports {clk}]
-divide_by 2 -invert [get_pins {pll_out}]
    # Create a clock 2*multiplier with a 90-degree phase shift:
    create_generated_clock -name genClk2 -source [get_ports{clk}]
-multiply_by 2 -phase 90[get_pins {pll_out}]
    # Create a 2*divider generated clock:
    create_generated_clock -name genClk3 -source [get_ports {clk}]
-edges {2 4 6}[get_pins {pll_out}]
    #Create two clocks to an input port that are switched externally:
    create_clock -period 10 -name clk [get_ports {clk}]
    create_clock -period 20 -name clk1 -add [get_ports {clk}]
    create_generated_clock -name genClk -source [get_ports {clk}]
-divide_by 2 -master_clock clk -add [get_pins {pll_out}]
    create generated clock -name genClk1 -source [get_ports {clk}]
-master_clock clk1 -divide_by 2 -add [get_pins {pll_out}]
    B.1.3 set_clock_latency
Syntax
    Command: Set_clock_latency
    Parameter: -source [-rise | -fall]
          [-late | -early]
          <delay>
          [-clock <clock list>]
           <object list>
Note!
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-source: Specify the clock latency type of source.

SUG101-1.9E 112(150) **-rise** | **-fall**: Specify the rising | falling clock latency. -rise| -fall cannot be specified in one statement. If both are not specified, the clock latency is applied to all conditions.

Note!

The user needs to specify the source latency value. The default value for Gowin YunYuan software is 0 ns.

-late | -early: Specify the late | early clock latency; -late is used for regular setup analysis, and -early is used for regular hold analysis.

<delay>: Specify the clock latency value.

Note!

The default setting provided by STA is 0 ns.

Users can specify the clock that the source latency affects when more than one clocks are on one source object. If this option is used, all clock have the same delay.

<source objects>: Specify the source objects that the clocks arrive at.

Examples and Explanation

```
create_clock -period 10 -name clk [get_ports {clk}]
create_clock -period 10 -name clk0 [get_ports {clk}] -add
# Specify 2 ns clock latency for clk
set_clock_latency -source 2 [get_clocks {clk}]
# Specify 2 ns clock latency for clk0
set_clock_latency -source 2 -clock [get_clocks {clk0}] [get_ports {clk}]
```

B.1.4 set_clock_uncertainty

Syntax

```
Command: Set_clock_uncertainty

Parameter: [-from <from clock>]

[-rise_from <rise from clock>]

[-fall_from <-fall from clock>]

[-to <to clock>]

[-rise_to <rise to clock>]
```

SUG101-1.9E 113(150)

```
[-fall_to <fall to clock>]
[-setup | -hold]
<uncertainty value>
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
- **-from/-rise_from/-fall_from**: Specify from the clock list. Specify the clock edge with "-rise_from" and "-fall_from".
- **-from/-rise_from/-fall_from**: Specify to the clock list. Specify the clock edge with "-rise_to" and "-fall_to".
- **-setup/-hold**: Specify that clock uncertainty affects setup or hold analysis; If both "-setup" and "-hold" are not specified, this uncertainty value is applied to both analysis types.

<uncertainty value>: Specify clock uncertainty value.

Note!

The default setting value provided by STA is 0.02 ns.

Examples and Explanation

```
# Set the clock uncertainty setup time from clk to clk to 0.5:
set_clock_uncertainty -setup -from clk -to clk 0.5
# Set the clock uncertainty hold time from clk0 to clk to 0.0:
set_clock_uncertainty -hold -from clk0 -to clk 0.0
```

B.1.5 set_clock_groups

Syntax

```
Command: Set_clock_groups

Parameter: [-asynchronous | -Exclusive]

-group <clock name>

-group <clock name>

[-group <clock name>] ...
```

Note!

SUG101-1.9E 114(150)

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

```
-asynchronous | -Exclusive: Specify the created clock groups relationship as exclusive;
```

```
-group: Create clock group;
```

Examples and Explanation

```
# Set the relationship between clk and clk0 as exclusive set_clock_groups -Exclusive -group [get_clocks {clk}] -group [get_clocks {clk0}]
```

B.2 I/O Constraints

B.2.1 set_input_delay

Syntax

```
Command: Set_input_delay

Parameter: -clock clock_name

[-clock_fall]

[-rise]

[-fall]

[-max]

[-min]

[-add_delay]

[-source_latency_included]

<delay_value>

<port_list>
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;
- Supports the SDC constraint type.

-clock: Specify the clock name;

SUG101-1.9E 115(150)

-clock_fall: Specify that the input delay is relative to falling clock edge;

Note!

If the option is not specified, the input delay is relative to rising clock edge by default.

- **-rise/-fall**: Specify rise | fall input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-max/-min**: Specify max | min input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-add_delay**: When this option is specified, constraints that have already been input will not be overwritten.
- **-source_latency_included**: Specify that the input delay has already included source latency.

Note!

If this option is specified, the source latency is added to input delay.

<delay_value>: Specify input delay value;

Note!

The default STA input delay value is 0ns.

<port_list>: Specify port list for this constraint;

Examples and Explanation

- # Set the input delay based on clk rising edge for port a as 0.8 ns: set_input_delay -clock clk 0.8 [get_ports {a}]
- # Set the input delay based on clk rising edge for all input ports as 0.8 ns:

set_input_delay -clock clk 0.8 [all_inputs]

Set the input delay based on clk falling edge for port a as 0.8 ns:

set_input_delay -clock clk -clock_fall 0.8 [get_ports {a}]

Create input delays for different min/max and rise/fall combinations:

set_input_delay -clock clk -max -rise 1.4 [get_ports {a}]

set_input_delay -clock clk -max -fall 1.5 [get_ports {a}]

set_input_delay -clock clk -min -rise 0.7 [get_ports {a}]

set_input_delay -clock clk -min -fall 0.8 [get_ports {a}]

Create several related input delays with more than one clock:

SUG101-1.9E 116(150)

```
set_input_delay -clock clk0 -min 1.2 [get_ports {a}]
set_input_delay -clock clk0 -max 1.8 [get_ports {a}]
set_input_delay -clock clk0 -clock_fall 1.6 -add_delay [get_ports a]
set_input_delay -clock clk1 -min 2.1 -add_delay [get_ports {a}]
set_input_delay -clock clk1 -max 2.5 -add_delay [get_ports {a}]
```

B.2.2 set_output_delay

Syntax

```
Command: Set_output_delay

Parameter: -clock clock_name

[-clock_fall]

[-rise]

[-fall]

[-max]

[-min]

[-add_delay]

[-source_latency_included]

<delay_value>

<port_list>
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
 - -clock: Specify clock name related with output delay.
 - -clock_fall: Specify the clock reference edge of output delay.

Note!

Rising edge is the default reference edge.

-rise/-fall: Specify rise | fall input delay. If only one of them is specified, the specified input delay is applied to the other.

-max/-min: Specify max | min input delay. If only one of them is specified, the specified input delay is applied to the other.

SUG101-1.9E 117(150)

-add_delay: When this option is specified, constraints that have already been input will not be overwritten.

-source_latency_included: Specify that the input delay has already included source latency.

<delay_value>: Specify output delay value.

Note!

The default STA output delay value is 0 ns.

<port_list>: Specify port list for this constraint;

Examples and Explanation

```
# Set the output delay of port b as 0.5 ns:
set_output_delay -clock clk 0.5 [get_ports {b}]
# Set the output delay of all ports as 0.5 ns:
set_output_delay -clock clk 0.5 [all_outputs]
# Set the output delay based on falling edge for all ports as 0.5 ns:
set_output_delay -clock clk -clock_fall 0.5 [get_ports {b}]
# Set the output delay based on the rising edge for all port b:
set_output_delay -clock clk -max -rise 0.3 [get_ports {b}]
set_output_delay -clock clk -max -fall 0.5 [get_ports {b}]
set_output_delay -clock clk -min -rise 0.8 [get_ports {b}]
set_output_delay -clock clk -min -fall 0.7 [get_ports {b}]
# Create several input delays related to more than one clock:
set_output_delay -clock clk0 -min 0.5 [get_ports {b}]
set_output_delay -clock clk0 -max 0.6 [get_ports {b}]
set_output_delay -clock clk0 -clock_fall 0.7 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -min 0.8 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -max 0.9 -add_delay [get_ports {b}]
```

B.3 Path Constraints

B.3.1 set_max_delay | set_min_delay

Syntax

Command: Set_max_delay

SUG101-1.9E 118(150)

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-from: Specify for the begining point; "-from" objects can be PORTS, NETS, REGS, CLOCKS, PINS, etc.

-to: Specify for the ending point. "-to" objects can be PORTS, NETS, REGS, CLOCKS, PINS, etc.

-through: Specify through objects list; through objects can be nets, pins, etc. Only one "-through" can be used in one statement at one time.

Note!

The three parameters described above can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

Examples and Explanation

```
# Set 5 ns max delay between two clocks:
set_max_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 5
# Set 2 ns max delay from port a to register 0:
set_max_delay -from [get_ports {a}] -to [get_registers {reg0}] 2
# Set 2 ns max delay from reg0 to port b:
set_max_delay -from [get_registers {reg0}] -to [get_ports {b}] 2
# Set 5 ns max delay for all timing objects driven by clocks:
set_max_delay -from [all_clocks] 5 -to [get_ports {out*}]
```

SUG101-1.9E 119(150)

```
# Set 2 ns max delay from port a to port b:
set_max_delay -from [get_ports {a}] -to [get_ports {b}] 2
#set 2 ns max delay rise from regs to fall clock:
set_max_delay_from [get_regs {reg0}] - to [get_clocks {clk}] 2
# Set 5 ns min delay between two clocks:
set_min_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 0.5
# Set 0.5 ns min delay from port a to register 0:
set_min_delay -from [get_ports {a}] -to [get_registers {reg0}] 0.5
# Set 0.5 ns min delay from port a to port b:
set_min_delay -from [get_registers {reg0}] -to [get_ports {b}] 0.5
# Set 0.5 ns min delay from port a to port b:
set_min_delay -from [get_ports {a}] -to [get_ports {b}] 0.5
# Set 0.5 ns min delay from input port only to falling clock:
set_max_delay -from [get_ports {a}] -to [get_clocks {clk}] 0.5
```

B.3.2 set_false_path

Syntax

```
Command: Set_false_path

Parameter: [-from <from list>]

[-to <to list>]

[-through <through list>]

[-setup]

[-hold]
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
- **-setup/-hold**: Specify constraints for setup time or hold time. The two parameters are mutually exclusive and have an effect on setup time.
- **-from**: Specify for the beginning port; users can specify them through "get_ports", "get_regs", or "get_clocks".

SUG101-1.9E 120(150)

-to: Specify for the ending port; users can specify them through "get_ports", "get_regs", or "get_clocks".

Note!

"-rise_to/-fall_to" can only collect from objects through "get_clocks", and only one of the three parameters outlined can be used in one statement.

-through: Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

Note!

"-from/-rise_from/-fall_from", "-to/-rise_to/-fall_to", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

Examples and Explanation

```
# Set false path between two unrelated clocks:
```

```
set_false_path -from [get_clocks {clk0}] -to [get_clocks {clk1}]
```

Set false-path between two regs:

```
set_false_path -from [get_regs {reg0}] -to [get_regs {reg1}]
```

Set false path rising from regs to falling clock:

```
set_false_path -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk1}]
```

Set false path from port a to port b:

set_false_path -from [get_ports {a}] to [get_ports {b}]

B.3.3 set_multicycle_path

Syntax

```
Command: Set_multicycle_path
```

Parameter: [-setup|-hold]

[-start|-end]

[-from <from_list>]

[-rise_from <rise_from_list>]

[-fall_from <fall_from_list>]

[-to <to list>]

SUG101-1.9E 121(150)

```
[-rise_to <rise_to_list>]
[-fall_to <fall_to_list>]
[-through <through_list>]
<path multiplier>
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-start/-end: Specify that the constraint clock is launch clock or latch clock.

Note!

The reference clock of STA is latch clock by default.

-setup/-hold: Specify constraints for setup time or hold time. The two parameters are mutually exclusive.

Note!

STA has an effect on setup time by default.

-from/-rise_from/-fall_from: Specify from objects list; users can specify them through "get_ports", "get_regs", or "get_clocks". Only one of the three parameters outlined above can be used in one constraint at one time.

-to/-rise_to/-fall_to: Specify to objects list; users can specify them through "get_ports", "get_regs", or "get_clocks". Only one of the three parameters outlined above can be used in one constraint at one time.

-through: Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

Note!

"-from/-rise_from/-fall_from", "-to/-rise_to/-fall_to", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

Examples and Explanation

create_clock -name clk -period 10 [get_ports {clk}]
create_generated_clock -name genClk -multiply_by 2 -source

SUG101-1.9E 122(150)

```
[get_ports {clk}] [get_pins {pll_out}]
  # Set end setup multicycle path of 2 with the reference clock genClk:
    set_multicycle_path -end -setup -from [get_clocks {clk}] -to
[get_clocks {genClk}] 2
  # Set end setup multicycle path of 2 with the reference clock reg0:
    set_multicycle_path -start -setup -from [get_regs {reg0}] -to [get_regs {reg1}] 3
    set_multicycle_path -start -hold -from [get_regs {reg0}] -to [get_regs {reg1}] 1
    # Set multicycle constraint of 3 rising from a clock and falling to an object:
    set_multicycle_path -end -setup -rise_from [get_clocks {clk}] -fall_to
[get_clocks {clk0}] 3
```

B.4 Operation Conditions Constraints

Syntax

```
Command: Set_operation_conditions

Parameter: [-grade <c|i>]

[-model <slow|fast>]

[-speed <speed>]

[-setup]

[-hold]

[-max]

[-min]

[-max_min]
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- -grade: Specify the device temperature grade, support commercial and industrial; it defaults to black.
- -model: Specify the process corner of timing analysis; it defaults to slow.
- -speed: Specify the device speed grade.
- -setup: Setup time check under current process corner; same function with -max.

SUG101-1.9E 123(150)

- -hold: Setup time check under current process corner; same function with -min.
- -max: Setup time check under current process corner; same function with -setup.
- -min: Setup time check under current process corner; same function with -hold.
- -max_min: Setup time and hold time check under current process corner; same function with -setup and -hold.

B.5 Timing Report

B.5.1 report_timing

Syntax

```
Command: report_timing
Parameter:[-setup|-hold|-recovery|-removal]
      [-max_paths <value>]
      [-max_common_paths < value >]
      [-rise_from <rise_from_list>]
      [-fall_from <fall_from_list>]
      [-to <to list>]
      [-rise_to <rise_to_list>]
      [-fall_to <fall_to_list>]
      [-through <through list>]
      [-from_clock<from clok>]
      [-fall_from_clock <from clok>]
      [-rise_from_clock <from clok>]
      [-to_clock <to clok>]
      [-rise_to_clock <to clok>]
      [-fall_to_clock <to clok>]
      [-min_logic_level]
      [-max_logic_level]
      [-mod_ins {mod_ins1 mod_ins2 ...}]
```

Note!

Parameters within "[]" are optional. The more options you use, the more detailed the

SUG101-1.9E 124(150)

constraints are. If no options are used, the generic constraint applies to more objects.

- Supports the SDC constraint type.
- -setup|-hold|-recovery|-removal: Specify report setup or hold timing path, recovery or removal timing path.
- -max_paths: Specify the max path number to report.
- -max_common_paths: Specify the max path number of each end node to report.
- -rise_from/-fall_from: Specify from the objects list.
- -to /-rise_to /-fall_to: Specify to the objects list.
- -through: Specify through the objects list.
- -from_clock /-fall_from_clock /-rise_from_clock /-to_ clock /-rise_to_ clock
 /-fall_to_clock: Specify from clock and to clock.
- -min_logic_level/-max_logic_levell: Specify the minimum/maximum logic level of the reported timing paths.
- -mod_ins {mod_ins1 mod_ins2 ...}: Specify multiple module instances, separated by a space; the whole design timing will be reported by default if this parameter is not specified.

Examples and Explanation

```
# report setup timing with the maximum timing path of 100: report_timing -setup -max_paths 100 -max_common_paths 5
```

B.5.2 report_high_fanout_nets

Syntax

```
Command: report_high_fanout_nets

Parameter: [-clock_regions]

[-slr]

[-ascending]

[-max_nets <max_net_value>]

[-min_fanout <min_fanout_value>]

[-max_fanout <max_fanout_value>]
```

Note!

- -clock_regions: Optional, report the clock net only.
- -slr: Optional, report the set/reset (synchronous or asynchronous) net only.
- -ascending: Optional, specify the report nets fanout arranging in descending order; if

SUG101-1.9E 125(150)

this parameter is not specified, the report nets fanout arranges in ascending order by default.

- -max_net: Optional, specify the max net number to report. The value should be an integer greater than zero. Its default value is 10.
- -min_fanout: Optional, report a net that has a fanout greater than or equal to the specified number. Its value must be an integer greater than zero.
- -max_fanout: Optional, report a net that has a fanout less than or equal to the specified number. Its value must be an integer greater than zero.

Examples and Explanation

#Report nets that have fanout between 1 and 15, report 10 nets at most:

report_high_fanout_Nets -slr -max_nets 10 -min_fanout 1 -max_fanout 15 #Report the top 10 fanout nets: report_high_fanout_Nets -max_nets 10.

B.5.3 report_route_congestion

Syntax

Command: report_route_congestion

Parameter: [-max_grids <max grids value>]

[-min_route_congestion <min route congestion value>]

[-max_route_congestion <max route congestion>]

[-LOC <position>]

- -max_grids: Optional, specify the maximum number of grids to report, its default value is 10. Its value must be an integer greater than zero, or the parameter will be ignored.
- -min_route_congestion: Optional, specify the minimum route congestion of grid to report, its default value is 0. Its value must be a float number between 0 and 1.
- -max_route_congestion: Optional, specify the maximum route congestion of grid to report, its default value is 1. Its value must be a float number between min_route_congestion value and 1, or the parameter will be ignored. The default value 1 will be used. Its value should not be less than the parameter value min_route_congestion, or the report warning information will be ignored.
- -LOC: Optional, specify the physical location of grids to report. Its value could be a single location, such as R1C3, which means the first row and the third column of the grid. Its value could also be a location range, such as R1C[1:3], which means column 1~3, row 3; R[1:3]C1, which means column 1, row 1~3; or R[1:3]C[1:3], which means

SUG101-1.9E 126(150)

column 1~3, row 1~3.

Examples and Explanation

#report route congestion of grids locating on row 1 to 5, column 1 to 5 whose route congestion is between 0 and 0.5:

report_route_congestion -max_grids 5 -min_route_congestion 0 -max_route_congestion 0.5 -LOC R[1:5]C[1:5]

B.5.4 report_min_pulse_width

Syntax

```
Command: report_min_pulse_width

Parameter: [-nworst <nworst value>]

[-min_pulse_width <min pulse width value>]

[-max_pulse_width <max pulse width value>]

[-detail]

[get_regs {regIns name}]
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- -nworst: Specify the maximum worst path number of the clock path to report.
- -min_pulse_width: Specify the minimum pulse width of the clock path to report. Its
 value must be a float greater than zero.
- -max_pulse_width: Specify the maximum pulse width of the clock path to report. Its
 value must be a float greater than zero.
- -detail: Specify the report format. The report will be detailed if this parameter is specified. Otherwise, the report will be brief.
- get_regs {regIns name}: Specify reg. One or more regs can be specified. All regs pulse width timing analysis will be reported by default.

Examples and Explanation

#report the worst 3 clock paths that have pulse width between 0.1 and 4 in detail:

```
report_min_pulse_width -nworst 3 -min_pulse_width 0.1 -max_pulse_width 4 -detail
```

#report the worst 20 clock paths that have pulse width between 0.001

SUG101-1.9E 127(150)

and 4 in brief:

report_min_pulse_width -nworst 20 -min_pulse_width 0.001 -max_pulse_width 4

B.5.5 report_max_frequency

Syntax

Command: report_max_frequency

Parameter: -mod_ins {mod_ins1 mod_ins2 ...}

Note!

-mod_ins {mod_ins1 mod_ins2 ...}: Specify multiple module instances, separated by a space; The whole design maximum frequency will be reported by default regardless of whether this parameter is specified or not.

B.5.6 report_exceptions

Syntax

```
Command: report_exceptions
```

Parameter: -setup|-hold | -recovery | removal

[-max_paths<number>]

[-max_common_paths< number >]

[-max_logic_level <number>]

[-min_logic_level <number>]

[-rise_from <rise_from_list>]

[-fall_from <fall_from_list>]

[-to <to list>]

[-rise_to <rise_to_list>]

[-fall_to <fall_to_list>]

[-through <through list>]

[-rise_through < rise_through_list>]

[-fall_through <fall_through_list>]

[-from_clock<from clock>]

[-fall_from_clock<from clock>]

SUG101-1.9E 128(150)

```
[-rise_from_clock<from clock>]
[-to_clock<to clock>]
[-rise_to_clock<to clock>]
[-fall_to_clock<to clock>]
```

Note!

The key parameters' names and meanings are the same as those of report_timing.

Examples and Explanation

```
set_input_delay -clock sysclk 1 all_inputs
set_output_delay -clock virtual_clock 1 all_outputs
set_max_delay -from [get_clocks {sysclk}] 5 -to [get_ports{out*}]
set_min_delay -from [get_clocks{sysclk}] 3 -to [get_ports {out*}]
set_multicycle_path -end -setup -from [get_clocks {sysclk}] -to
[get_clocks {sysclk}] 2
set_multicycle_path -end -hold -from [get_clocks {sysclk}] -to
[get_clocks {sysclk}] 2
report_exceptions -setup
```

SUG101-1.9E 129(150)

Command: create_clock

Parameter: -period <period_value>

[-name <clock_name>]

[-waveform <edge_list>]

<source_objects>

[-add]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-period: Specify the period of the clock. The parameter value should be greater than 0, and the period unit is ns.

-name: Specify the clock name. The clock name must be unique. If the new clock has the same name as an existing clock, the existing clock will be overwritten with the new clock. If the name is not specified, the name of the first source object will be regarded as the clock name.

-waveform: Specify the time of the rising edge and falling edge of the clock. The difference time between the rising edge and falling edge should be less than one period. In general, if the rising edge arrives first, both the rising edge time and the falling edge time should be less than one period. For example, "{0 5}" means the clock rising edge arrives at 0 ns, and the clock falling edge arrives at 5 ns; if the clock falling edge arrives, set the clock rising edge time to less than one period, and the falling edge time to equal to or greater than one period. If the period is set to 10 ns, "-waveform {5 10}" means the clock falling edge arrives at 0 ns, and the clock falling edge arrives at 5 ns.

-add: Use -add option to add multiple clocks to the same source object, or the new clock with different clock name on the same source object will be ignored when the source object already has one created clock.

-source_objects: Specify the actual source objects which the clock arrives at, such as PORT, PIN, NET, etc. When the source object already has one created clock, the new clock with different clock name on the same source object will be not ignored if —add option is specified. Users can add multiple clocks to the same source object using the —add option. If the source object is not specified when you create the clock, the new clock

SUG101-1.9E 130(150)

will be ignored.

Examples

Create a clock that has a 10 ns, and the falling edge arrives first: create_clock -name clk -period 10.000 -waveform {5 10} [get_ports {clk}]

Create a clock with the duty cycle of 40%:

create_clock -name clk -period 10.000 -waveform {6 10} [get_ports
{clk}]

Create two clocks to one input port:

- create_clock -period 10 -name clk # command is ignored and no clk can be created
- create_clock -period 10 -name clk [get_ports {clk}] # Create clk successfully
- 3. create_clock -period 10 -name clk1 [get_ports {clk}] # commands is ignored and no clk can be created because -add is not used.

create_clock -period 20 -name clk1 -add [get_ports {clk}]

Create clk1 successfully

B.1.2 create_generated_clock

Syntax

```
Command: create_generated_clock
```

Parameter: [-name <clock name>]

-source <master pin>

[-edges <edge list>]

[-edge_shift <shift list>]

[-divide_by <factor>]

[-multiply_by<factor>]

[-duty_cycle <percent>]

[-add]

[-invert]

[-master_clock <clock>]

[-phase <phase>]

[-offset <offset>]

SUG101-1.9E 131(150)

<source objects>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-name: Specify the name of the generated clock. If —name is not specified, the name of the first source object will be regarded as the clock name. The clock name must be unique. If the new clock has the same name as the existing clock, the existing clock will be overwritten with the new clock.

-source: Specify the source in which the generated clock is located; if there is more than one clock on this object, the -master_clock option must be used to specify the original clock.

-master_clock: Specify the master clock of the generated clock.

-edges: Specify the edge list of the generated clock; this option specifies a three positive ascending order integer parameter list, which indicates the relationship between the first rising edge of the generated clock, the first falling edge of the generated clock, the second rising edge of the generated clock, and the master clock edge. For instance, we mark the first rising edge of master clock as 1; the next falling edge is 2, the next rising edge is 3 ..., the marker numbers of the master clock edges are elements of edge list. We can create a two divider generated clock with "-edges {1 3 5}".

-edge_shift: Specify the edge shift of each edge. This should be used together with the "-edges" option. It can be specified as any number, but the edge cannot go beyond the adjacent border.

Note!

"-edge" and "-edge_shift" cannot be used together with the other parameters used for waveform adjustment, except "-invert".

-divide_by: Specify the divider value; the value should be a positive integer.

-multiply_by: Specify the multiplier value; the value should be a positive integer.

-duty_cycle: Specify the duty cycle of generated clock; the value should be a positive integer lower than 100.

-add: When this option is specified, this clock can coexist with an

SUG101-1.9E 132(150)

existing clock.

-invert: Specify to invert the waveform of the generated clock.

-phase: Specify the phase shift of the clock edges in degrees.

-offset: Specify the offset of the clock edges in time values.

-source object: Specify the actual source objects that the generated clock arrives at, such as PORT, PIN, NET, etc.

Examples and Explanation

```
# Create a 2*divider generated clock to port a by using "-divide_by": create_clock -period 10 [get_ports clk]
```

create_generated_clock -name genClk -source [get_ports {clk}]
-divide_by 2 [get_ports {a}]

Create a 2*divider generated clock to port a by using "-edges":

create_generated_clock -name genClk -source [get_ports {clk}]
-edges {1 3 5} [get_ports {a}]

Create a 2*multiplier clock with a 40% duty cycle:

create_generated_clock -name genClk0 -source [get_ports {clk}]
-multiply_by 2 -duty_cycle 40 [get_pins {pll_out}]

Create an inverted clock 2*divider relative to the output of the source clock:

create_generated_clock -name genClk1 -source [get_ports {clk}]
-divide_by 2 -invert [get_pins {pll_out}]

Create a clock 2*multiplier with a 90-degree phase shift:

create_generated_clock -name genClk2 -source [get_ports{clk}]
-multiply_by 2 -phase 90[get_pins {pll_out}]

Create a 2*divider generated clock:

create_generated_clock -name genClk3 -source [get_ports {clk}]
-edges {2 4 6}[get_pins {pll_out}]

Create two clocks to an input port that are switched externally:

create_clock -period 10 -name clk [get_ports {clk}]

create_clock -period 20 -name clk1 -add [get_ports {clk}]

create_generated_clock -name genClk -source [get_ports {clk}]
-divide_by 2 -master_clock clk -add [get_pins {pll_out}]

create_generated_clock -name genClk1 -source [get_ports {clk}]

SUG101-1.9E 133(150)

```
-master_clock clk1 -divide_by 2 -add [get_pins {pll_out}]

B.1.3 set_clock_latency

Syntax

Command: Set_clock_latency

Parameter: -source [-rise | -fall]

[-late | -early]

<delay>

[-clock <clock list>]

<object list>
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-source: Specify the clock latency type of source.

-rise | **-fall**: Specify the rising | falling clock latency. -rise| -fall cannot be specified in one statement. If both are not specified, the clock latency is applied to all conditions.

Note!

User needs to specify the source latency value. The default value for Gowin YunYuan software is 0 ns.

-late | -early: Specify the late | early clock latency; -late is used for regular setup analysis, and -early is used for regular hold analysis.

<delay>: Specify the clock latency value.

Note!

The default setting provided by STA is 0 ns.

Users can specify the clock that the source latency affects when more than one clock is on one source object. If this option is used, all clocks have the same delay.

<source objects>: Specify source objects that the clocks arrive at.

Examples and Explanation

create_clock -period 10 -name clk [get_ports {clk}]

SUG101-1.9E 134(150)

```
create_clock -period 10 -name clk0 [get_ports {clk}] -add
# Specify 2 ns clock latency for clk:
set_clock_latency -source 2 [get_clocks {clk}]
# Specify 2 ns clock latency for clk0:
set_clock_latency -source 2 -clock [get_clocks {clk0}] [get_ports {clk}]
```

B.1.4 set_clock_uncertainty

Syntax

```
Command: Set_clock_uncertainty

Parameter: [-from <from clock>]

[-rise_from <rise from clock>]

[-fall_from <-fall from clock>]

[-to <to clock>]

[-rise_to <rise to clock>]

[-fall_to <fall to clock>]

[-setup | -hold]

<uncertainty value>
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-from/-rise_from/-fall_from: Specify from the clock list. Specify the clock edge with "-rise_from" and "-fall_from".

-from/-rise_from/-fall_from: Specify to the clock list. Specify the clock edge with "-rise_to" and "-fall_to".

-setup/-hold: Specify that clock uncertainty affects setup or hold analysis; If both "-setup" and "-hold" are not specified, this uncertainty value is applied to both analysis type.

<uncertainty value>: Specify clock uncertainty value.

Note!

The default setting value provided by STA is 0.02 ns.

SUG101-1.9E 135(150)

```
# Set the clock uncertainty setup time from clk to clk to 0.5:
set_clock_uncertainty -setup -from clk -to clk 0.5
# Set the clock uncertainty hold time from clk0 to clk to 0.0:
set_clock_uncertainty -hold -from clk0 -to clk 0.0
```

B.1.5 set_clock_groups

Syntax

```
Command: Set_clock_groups

Parameter: [-asynchronous | -Exclusive]

-group <clock name>

-group <clock name>

[-group <clock name>] ...
```

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-asynchronous | -Exclusive: Specify the created clock groups relationship as exclusive;

```
-group: Create clock group;
```

Examples and Explanation

```
# Set the relationship between clk and clk0 as exclusive:

set_clock_groups -Exclusive -group [get_clocks {clk}] -group

[get_clocks {clk0}]
```

B.2 I/O Constraints

B.2.1 set_input_delay

Syntax

Command: Set_input_delay

Parameter: -clock clock_name

SUG101-1.9E 136(150)

```
[-clock_fall]
[-rise]
[-fall]
[-max]
[-min]
[-add_delay]
[-source_latency_included]
<delay_value>
<port_list>
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
 - **-clock**: Specify the clock name.
- -clock_fall: Specify that the input delay is relative to falling clock edge.

Note!

If the option is not specified, the input delay is relative to the rising clock edge by default.

- **-rise/-fall**: Specify rise | fall input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-max/-min**: Specify max | min input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-add_delay**: When this option is specified, constraints that have already been input will not be overwritten.
- **-source_latency_included**: Specify that the input delay has already included the source latency.

Note!

If this option is specified, the source latency is added to the input delay.

<delay_value>: Specify input delay value.

Note!

The default STA input delay value is 0 ns.

SUG101-1.9E 137(150)

```
<port_list>: Specify port list for this constraint.
```

```
# Set the input delay based on clk rising edge for port a as 0.8 ns:
    set_input_delay -clock clk 0.8 [get_ports {a}]
    # Set the input delay based on clk rising edge for all input ports as 0.8
ns:
    set_input_delay -clock clk 0.8 [all_inputs]
    # Set the input delay based on clk falling edge for port a as 0.8 ns:
    set_input_delay -clock clk -clock_fall 0.8 [get_ports {a}]
    # Create Input delays for different min/max and rise/fall combinations:
    set_input_delay -clock clk -max -rise 1.4 [get_ports {a}]
    set_input_delay -clock clk -max -fall 1.5 [get_ports {a}]
    set_input_delay -clock clk -min -rise 0.7 [get_ports {a}]
    set_input_delay -clock clk -min -fall 0.8 [get_ports {a}]
    # Create several input delays related with more than one clock:
    set_input_delay -clock clk0 -min 1.2 [get_ports {a}]
    set_input_delay -clock clk0 -max 1.8 [get_ports {a}]
    set_input_delay -clock clk0 -clock_fall 1.6 -add_delay [get_ports a]
    set_input_delay -clock clk1 -min 2.1 -add_delay [get_ports {a}]
    set_input_delay -clock clk1 -max 2.5 -add_delay [get_ports {a}]
```

B.2.2 set_output_delay

Syntax

```
Command: Set_output_delay
Parameter: -clock clock_name
[-clock_fall]
[-rise]
[-fall]
[-max]
[-min]
[-add_delay]
```

SUG101-1.9E 138(150)

```
[-source_latency_included]
<delay_value>
<port_list>
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
 - -clock: Specify clock name related with output delay.
 - **-clock_fall:** Specify the clock reference edge of output delay.

Note!

Rising edge is the default reference edge.

- **-rise/-fall**: Specify rise | fall input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-max/-min**: Specify max | min input delay. If only one of them is specified, the specified input delay is applied to the other.
- **-add_delay**: When this option is specified, constraints that have already been input will not be overwritten.
- **-source_latency_included**: Specify that the input delay has already included source latency.
 - <delay_value>: Specify the output delay value.

Note!

The default STA output delay value is 0ns.

<port_list>: Specify port list for this constraint;

Examples and Explanation

```
# Set the output delay of port b as 0.5 ns:
set_output_delay -clock clk 0.5 [get_ports {b}]

# Set the output delay of all ports as 0.5 ns:
set_output_delay -clock clk 0.5 [all_outputs]

# Set the output delay based on falling edge for all ports as 0.5 ns:
set_output_delay -clock clk -clock_fall 0.5 [get_ports {b}]

# Set the output delay based on rising edge for all port b:
```

SUG101-1.9E 139(150)

```
set_output_delay -clock clk -max -rise 0.3 [get_ports {b}]
set_output_delay -clock clk -max -fall 0.5 [get_ports {b}]
set_output_delay -clock clk -min -rise 0.8 [get_ports {b}]
set_output_delay -clock clk -min -fall 0.7 [get_ports {b}]
# Create several input delays related with more than one clocks:
set_output_delay -clock clk0 -min 0.5 [get_ports {b}]
set_output_delay -clock clk0 -max 0.6 [get_ports {b}]
set_output_delay -clock clk0 -clock_fall 0.7 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -min 0.8 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -min 0.8 -add_delay [get_ports {b}]
```

B.3 Path Constraints

B.3.1 set_max_delay | set_min_delay

Syntax

```
Command: Set_max_delay

Parameter: [-from <from list>]

        [-rise_from <rise_from_list>]

        [-fall_from <fall_from_list>]

        [-to <to list>]

        [-rise_to <rise_to_list>]

        [-fall_to <fall_to_list>]

        [-through <through_list>]

        <delay value>

Command: Set_min_delay

Parameter: [-from <from list>]

        [-rise_from <rise_from_list>]

        [-fall_from <fall_from_list>]

        [-to <to list>] [-rise_to <rise_to_list>]

        [-fall_to <fall_to_list>]
```

SUG101-1.9E 140(150)

[-through <through_list>] <delay value>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
- **-from**: Specify for the beginning point; "-from" objects can be PORTS, NETS, REGS, CLOCKS, PINS, etc.
- -to: Specify for the end point. "-to" objects can be PORTS, NETS, REGS, CLOCKS, PINS, etc.
- **-through**: Specify through objects list; through objects can be nets, pins, etc. Only one "-through" can be used in one statement at one time.

Note!

The three parameters outlined can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

Examples and Explanation

```
# Set 5 ns max delay between two clocks
set_max_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 5

# Set 2 ns max delay from port a to register 0
set_max_delay -from [get_ports {a}] -to [get_registers {reg0}] 2

# Set 2 ns max delay from reg0 to port b
set_max_delay -from [get_registers {reg0}] -to [get_ports {b}] 2

# Set 5 ns max delay for all timing objects driven by clocks
set_max_delay -from [all_clocks] 5 -to [get_ports {out*}]

# Set 2 ns max delay from port a to port b
set_max_delay -from [get_ports {a}] -to [get_ports {b}] 2

# set 2 ns max delay rise from regs to fall clock
set_max_delay -rise_from [get_regs {reg0}] -fall_to [get_clocks {clk}] 2

# Set 5 ns min delay between two clocks
set_min_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 0.5

# Set 0.5 ns min delay from port a to register 0
```

SUG101-1.9E 141(150)

set_min_delay -from [get_ports {a}] -to [get_registers {reg0}] 0.5

Set 0.5 ns min delay from reg0 to port b

set_min_delay -from [get_registers {reg0}] -to [get_ports {b}] 0.5

Set 0.5 ns min delay from port a to port b

set_min_delay -from [get_ports {a}] -to [get_ports {b}] 0.5

Set 0.5 ns min delay from input port only to falling clock

set_max_delay -from [get_ports {a}] -fall_to [get_clocks {clk}] 0.5

B.3.2 set_false_path

Syntax

Command: Set_false_path

Parameter: [-from <from list>]

[-to <to list>]

[-through <through list>]

[-setup]

[-hold]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
- **-setup/-hold**: Specify constraints for setup time or hold time. The two parameters are mutually exclusive and have an effect on setup time.
- **-from**: Specify for the beginning point; users can specify them through "get_ports", "get_regs", or "get_clocks".
- **-to**: Specify for the end point; users can specify them through "get_ports", "get_regs", or "get_clocks".
- **-through:** Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

Note!

"-from ", "-to ", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

SUG101-1.9E 142(150)

```
# Set false path between two unrelated clocks:
set_false_path -from [get_clocks {clk0}] -to [get_clocks {clk1}]
# Set false-path between two regs:
set_false_path -from [get_regs {reg0}] -to [get_regs {reg1}]
# Set false path rising from regs to falling clock:
set_false_path -from [get_clocks {clk}] -to [get_clocks {clk1}]
# Set false path from port a to port b:
set_false_path -from [get_ports {a}] to [get_ports {b}]
```

B.3.3 set_multicycle_path

Syntax

Command: Set_multicycle_path

Parameter: [-setup|-hold]

[-start|-end]

[-from <from_list>]

[-to <to list>]

[-through <through_list>]

<path multiplier>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.

-start/-end: Specify that the constraint clock is launch clock or latch clock.

Note!

The reference clock of STA is latch clock by default.

-setup/-hold: Specify constraints for setup time or hold time. The two parameters are mutually exclusive.

Note!

SUG101-1.9E 143(150)

STA has an effect on setup time by default.

-from: Specify for the beginning point; users can specify them through "get_ports", "get_regs", or "get_clocks".

-to: Specify for the end point; users can specify them through "get_ports", "get_regs", or "get_clocks".

-through: Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

Note!

"-from ", "-to ", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraint, and timing analysis will not be affected.

Examples and Explanation

create_clock -name clk -period 10 [get_ports {clk}]

create_generated_clock -name genClk -multiply_by 2 -source
[get_ports {clk}] [get_pins {pll_out}]

Set end setup multicycle path of 2 with the reference clock genClk;

set_multicycle_path -end -setup -from [get_clocks {clk}] -to
[get_clocks {genClk}] 2

Set end setup multicycle path of 2 with the reference clock reg0;

set_multicycle_path -start -setup -from [get_regs {reg0}] -to [get_regs
{reg1}] 3

set_multicycle_path -start -hold -from [get_regs {reg0}] -to [get_regs
{reg1}] 1

Set multicycle constraint of 3 rising from a clock and falling to an object

set_multicycle_path -end -setup -from [get_clocks {clk}] -to
[get_clocks {clk0}] 3

B.4 Operation Conditions Constraints

Syntax

Command: Set_operation_conditions

Parameter: [-grade <c|i>]

[-model <slow|fast>]

SUG101-1.9E 144(150)

```
[-speed <speed>]
[-setup]
[-hold]
[-max]
[-min]
[-max_min]
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;
- -grade: Specify the device temperature grade, supports commercial and industrial temperatures; it defaults to black;
- -model: Specify the process corner of timing analysis; it defaults to slow;
- -speed: Specify the device speed grade;
- -setup: Setup time check under current process corner; same function with -max;
- -hold: Setup time check under current process corner; same function with -min;
- -max: Setup time check under current process corner; same function with -setup;
- -min: Setup time check under current process corner; same function with -hold;
- -max_min: Setup time and hold time check under current process corner; same function with -setup and -hold.

B.5 Timing Report

B.5.1 report_timing

Syntax

```
Command: report_timing

Parameter:[-setup|-hold|-recovery|-removal]

[-max_paths <value>]

[-max_common_paths < value >]

[-rise_from <rise_from_list>]

[-fall_from <fall_from_list>]

[-to <to list>]

[-rise_to <rise_to_list>]
```

SUG101-1.9E 145(150)

```
[-fall_to <fall_to_list>]
[-through <through list>]
[-from_clock<from clok>]
[-fall_from_clock <from clok>]
[-rise_from_clock <from clok>]
[-to_clock <to clok>]
[-rise_to_clock <to clok>]
[-fall_to_clock <to clok>]
[-min_logic_level]
[-max_logic_level]
[-mod_ins {mod_ins1 mod_ins2 ...}]
```

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the SDC constraint type.
- -setup|-hold|-recovery|-removal: Specify report setup or hold timing path, recovery or removal timing path.
- -max_paths: Specify the max path number to report.
- -max_common_paths: Specify the max path number of each end node to report.
- -rise_from/-fall_from: Specify from objects list.
- to /-rise_to /-fall_to: Specify to objects list.
- -through: Specify through objects list;
- -from_clock /-fall_from_clock /-rise_from_clock /-to_ clock /-rise_to_ clock
 /-fall_to_clock: Specify from clock and to clock;
- -min_logic_level/-max_logic_levell: Specify the minimum / maximum logic level of the reported timing paths.
- -mod_ins {mod_ins1 mod_ins2 ...}: Specify multiple module instance, separated by a space; The whole design timing will be reported by default if this parameter is not specified.

Examples and Explanation

report setup timing with the maximum timing path of 100: report_timing -setup -max_paths 100 -max_common_paths 5

SUG101-1.9E 146(150)

B.5.2 report_high_fanout_nets

Syntax

```
Command: report_high_fanout_nets

Parameter: [-clock_regions]

[-slr]

[-ascending]

[-max_nets <max_net_value>]

[-min_fanout <min_fanout_value>]

[-max_fanout <max_fanout_value>]
```

Note!

- -clock_regions: Optional, report the clock net only.
- -slr: Optional, report the set/reset (synchronous or asynchronous) net only.
- -ascending: Optional, specify the report nets fanout arranging in descending order. If this parameter is not specified, the report nets fanout arranges in ascending order by default.
- -max_net: Optional, specify the max net number to report. The value should be an integer greater than zero. Its default value is 10.
- -min_fanout: Optional, report the net that has fanout greater than or equal to the specified number. Its value must be an integer greater than zero.
- -max_fanout: Optional, report the net that has fanout less than or equal to the specified number. Its value must be an integer greater than zero.

Examples and Explanation

#Report nets that have fanout between 1 and 15, report 10 nets at most:

report_high_fanout_Nets -slr -max_nets 10 -min_fanout 1 -max_fanout 15

#Report the top 10 fanout nets:

report_high_fanout_Nets -max_nets 10

B.5.3 report_route_congestion

Syntax

Command: report_route_congestion

Parameter: [-max_grids <max grids value>]

SUG101-1.9E 147(150)

```
[-min_route_congestion <min route congestion value>]
[-max_route_congestion <max route congestion>]
[-LOC <position>]
```

- -max_grids: Optional, specify the maximum number of grids to report, the default value is 10. The value must be an integer greater than zero, or the parameter will be ignored.
- -min_route_congestion: Optional, specify the minimum route congestion of grid to report. The default value is 0. The value must be a float number between 0 and 1.
- -max_route_congestion: Optional, specify the maximum route congestion of grid to report. The default value is 1. The value must be a float number between min_route_congestion value and 1, or the parameter will be ignored. The default value 1 will be used. The value should not be less than parameter value min_route_congestion, or the report warning information will be ignored.
- LOC: Optional, specify the physical location of grids to report. The value could be a single location, such as R1C3, which means the first row and the third column of the grid. Its value could also be a location range, such as R1C[1:3], which means column 1~3, row 3; R[1:3]C1, which means column 1, row 1~3; or R[1:3]C[1:3], which means column 1~3, row 1~3.

#report route congestion of grids locating on row 1 to 5, column 1 to 5 for which the route congestion is between 0 and 0.5:

```
report_route_congestion -max_grids 5 -min_route_congestion 0 -max_route_congestion 0.5 -LOC R[1:5]C[1:5]
```

B.5.4 report_min_pulse_width

Syntax

```
Command: report_min_pulse_width

Parameter: [-nworst <nworst value>]

[-min_pulse_width <min pulse width value>]

[-max_pulse_width <max pulse width value>]

[-detail]

[get_regs {regIns name}]
```

Note!

 Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.

SUG101-1.9E 148(150)

- -nworst: Specify the maximum worst path number of the clock path to report.
- -min_pulse_width: Specify the minimum pulse width of the clock path to report. Its value must be a float greater than zero;
- -max_pulse_width: Specify the maximum pulse width of the clock path to report. Its
 value must be a float greater than zero;
- -detail: Specify the report format. The report will be detailed if this parameter is specified. Otherwise, the report will be brief.
- get_regs {regIns name}: Specify reg, one or more regs can be specified. All regs pulse width timing analysis will be reported by default.

#report the worst 3 clock paths that have pulse width between 0.1 and 4 in detail:

```
report_min_pulse_width -nworst 3 -min_pulse_width 0.1 -max_pulse_width 4 -detail
```

#report the worst 20 clock paths that have pulse width between 0.001 and 4 in brief:

```
report_min_pulse_width -nworst 20 -min_pulse_width 0.001 -max_pulse_width 4
```

B.5.5 report_max_frequency

Syntax

Command: report_max_frequency

Parameter: -mod_ins {mod_ins1 mod_ins2 ...}

Note!

-mod_ins {mod_ins1 mod_ins2 ...}: Specify multiple module instances, separated by a space; The whole design maximum frequency will be reported by default no matter this parameter is specified or not.

B.5.6 report_exceptions

Syntax

Command: report_exceptions

Parameter: -setup|-hold | -recovery | removal

[-max_paths<number>]

SUG101-1.9E 149(150)

```
[-max_common_paths< number >]
[-max_logic_level <number>]
[-min_logic_level <number>]
[-rise_from <rise_from_list>]
[-fall_from <fall_from_list>]
[-to <to list>]
[-rise_to <rise_to_list>]
[-fall_to <fall_to_list>]
[-through <through list>]
[-rise_through < rise_through_list>]
[-fall_through <fall_through_list>]
[-from_clock<from clock>]
[-fall_from_clock<from clock>]
[-rise_from_clock<from clock>]
[-to_clock<to clock>]
[-rise_to_clock<to clock>]
[-fall_to_clock<to clock>]
```

The names and meanings of the key parameters are the same as those of report_timing.

Examples and Explanation

```
set_input_delay -clock sysclk 1 all_inputs
set_output_delay -clock virtual_clock 1 all_outputs
set_max_delay -from [get_clocks {sysclk}] 5 -to [get_ports{out*}]
set_min_delay -from [get_clocks{sysclk}] 3 -to [get_ports {out*}]
set_multicycle_path -end -setup -from [get_clocks {sysclk}] -to
[get_clocks {sysclk}] 2
set_multicycle_path -end -hold -from [get_clocks {sysclk}] -to
[get_clocks {sysclk}] 2
report_exceptions -setup
```

SUG101-1.9E 150(150)

