


Date	Version	Description
01/27/2021	1.0E	Initial version published. UG484, UG400, UG256, PG256, UG332, UG324, and PG484 packages supported.
05/19/2021	1.1E	The location of pin IOB15A, IOB15B, IOB17A, and IOB17B in UG484 package modified.
07/21/2021	1.2E	The descriptions of pin DED and MODE removed.
08/12/2021	1.3E	Power info modified; The description of mode pin improved.
10/21/2021	1.4E	Pin definitions updated.
08/19/2022	1.4.1E	The Min.voltage of VCCX in Power updated.
10/20/2022	1.4.2E	The note in Power sheet updated; The note in Pin Definitions sheet updated; The description of MODE0 and MODE1 pins in Pin Definitions sheet updated.
11/11/2022	1.4.3E	Power info. updated; The description of pin CLKHOLD_N in Pin Definitions sheet updated.
05/04/2023	1.4.4E	The direction of pin MO in Pin Definitions updated.

Pin Name	I/O	Description
User I/O		
IO[End][Row/Column Number][A/B]	I/O/LVDS	[End] indicates the pin location, including L(left), R(right), B(bottom), and T(top).
		[Row/Column Number] indicates the pin row/column number. If [End] is T(top) or B(bottom), the pin indicates the column number of the corresponding CFU. If [End] is L(left) or R(right), the pin indicates the row number of the corresponding CFU.
		[A/B] indicates differential signal pair information.
		LVDS indicates that the pin only supports LVDS output.
Multi-Function Pins		
IO[End][Row/Column Number][A/B]/MMM		/MMM represents one or more of the other functions in addition to being general purpose user I/O. When these functions are not in use, these pins can be used as user I/O.
D0	I/O	Data port D0 in CPU mode
D1	I/O	Data port D1 in CPU mode
D2	I/O	Data port D2 in CPU mode
D3	I/O	Data port D3 in CPU mode
D4	I/O	Data port D4 in CPU mode
D5	I/O	Data port D5 in CPU mode
D6	I/O	Data port D6 in CPU mode
D7	I/O	Data port D7 in CPU mode
WE_N	I	Select data input/output of D[7:0] in CPU mode.0: Write;1: Read.
DOUT	O	Data output in SERIAL mode
DIN	I, internal weak pull-down	Data input in SERIAL mode
TMS	I, internal weak pull-up	Serial mode input in JTAG mode
TCK	I	Serial clock input in JTAG mode
TDO	O	Serial data output in JTAG mode
TDI	I, internal weak pull-up	Serial data input in JTAG mode
JTAGSEL_N	I, internal weak pull-up	Reconfigure JTAG download function signal
RECONFIG_N	I, internal weak pull-up	Global reset GowinCONFIG logic signal, active low
FASTRD_N	I	Access SPI FLASH to select signal. Low, Fast Read mode; High, Read mode.
DONE ^[1]	O	High, the programming configuration has been completed successfully; Low, the programming configuration has not been completed or failed.
	I	When the DONE signal is low, delay the chip to activate. Activate the chip until the DONE signal is high.

Pin Name	I/O	Description
READY ^[1]	O	High, the device can be programmed and configured currently; Low, the device cannot be programmed and configured currently.
MI-1	I/O	MI in MSPI mode
MI-2	I/O	WPN in MSPI mode; data lane 2 in QMSPI mode
MI-3	I/O	HOLDN in MSPI mode; data lane 3 in QMSPI mode
MO	O	MO in MSPI mode
MCS_N	O	Enable signal MCS_N in MSPI mode, active-low
MCLK	O	Clock output MCLK in MSPI mode, with default frequency of 2.5Mhz
SCLK	I	Clock input in SSPI, SERIAL, and CPU modes
SO	I/O	SO in SSPI mode
SI	I/O	SI in SSPI mode
SSPI_CS_N	I/O	Enable signal SSPI_CS_N in SSPI mode, active-low, and internal weak pull-up
QSSPI_WPN	I	WPN in QSSPI mode; data lane 2 in QSSPI mode
CLKHOLD_N	I, internal weak pull-down	Active-high in SSPI mode; Active-low in CPU mode.
GCLKC_[x]	I	Differential input pin of GCLKT_[x], C(Comp), [x]: global clock No. ^[2]
GCLKT_[x]	I	Global clock input pin, T(True), [x]: global clock No.
LPLL_C_fb/RPLL_C_fb	I	Left/Right PLL feedback input pin, C(Comp)
LPLL_T_fb/RPLL_T_fb	I	Left/Right PLL feedback input pin, T(True)
LPLL_C_in/RPLL_C_in	I	Left/Right PLL clock input pin, C(Comp)
LPLL_T_in/RPLL_T_in	I	Left/Right PLL clock input pin, T(True)
MODE1	I, internal weak pull-down	Selection signal port in GowinCONFIG mode
MODE0	I, internal weak pull-down	Selection signal port in GowinCONFIG mode
Other Pins		
EXTR	NA	External 10K 1% resistor to ground
VSS	NA	Ground
VCC	NA	Power supply pin of core voltage
VCCIO#	NA	Power supply pin of I/O voltage for I/O BANK#
VCCX	NA	Power supply pin of auxiliary voltage
Note!		
[1] The default state of READY/DONE is open-drain output, internal weak pull-up. DONE outputs 0 during configuration.		
[2] When the input is single-ended, GCLKC_[x] pin is not a global clock pin.		



Note!

- [1] Each Bank has independent reference voltage (VREF).
- [2] You can select to use IOB internal VREF (equals to $0.5 * VCCIO$).
- [3] You can also select to use external VREF input (use any IO pins as external VREF input).

Note!
 [1] UV Version; The unpackaged MODE[1:0] is internally connected to 01.
 [2] LV Version; The unpackaged MODE[1:0] is internally connected to 01.
 [3] EV Version; The unpackaged MODE[1:0] is internally connected to 01.
 [4] "Tie to VSS by 10K Resistor" indicates the pin is connected to the ground with 10K resistance.

Pin Name	Function	BANK	DQS	Configuration Function	Differential Pair	LVDS	UG484 ^[1]	UG484 ^[2]	UG484 ^[3]	UG400 ^[1]	UG400 ^[2]	UG400 ^[3]	UG256 ^[1]	UG256 ^[2]	UG256 ^[3]	PG256 ^[1]	PG256 ^[2]	PG256 ^[3]	UG332 ^[1]	UG332 ^[2]	UG332 ^[3]	UG324 ^[1]	UG324 ^[2]	UG324 ^[3]	PG484 ^[1]	PG484 ^[2]	PG484 ^[3]		
VSS	Ground	N/A					M10	M10	M10	V18	V18	V18															M14	M14	M14
VSS	Ground	N/A					M13	M13	M13	N7	N7	N7	J9	J9	J9	J9	J9	J9	T10	T10	T10					J14	J14	J14	
VSS	Ground	N/A					M14	M14	M14	L8	L8	L8	E12	E12	E12	E12	E12	E12	L11	L11	L11	V18	V18	V18	H8	H8	H8		
VSS	Ground	N/A					M4	M4	M4																	R8	R8	R8	
VSS	Ground	N/A					M9	M9	M9																	P10	P10	P10	
VSS	Ground	N/A					N14	N14	N14	L10	L10	L10	F6	F6	F6	F6	F6	F6	L16	L16	L16				J1	J1	J1		
VSS	Ground	N/A					N21	N21	N21	E9	E9	E9	P14	P14	P14	P14	P14	P14	C18	C18	C18	F6	F6	F6	AA2	AA2	AA2		
VSS	Ground	N/A					N9	N9	N9																	P11	P11	P11	
VSS	Ground	N/A					P10	P10	P10																	M9	M9	M9	
VSS	Ground	N/A					P11	P11	P11	U16	U16	U16													L14	L14	L14		
VSS	Ground	N/A					P12	P12	P12	U3	U3	U3							Y1	Y1	Y1				K14	K14	K14		
VSS	Ground	N/A					P13	P13	P13	R18	R18	R18	L6	L6	L6	L6	L6	L6	V3	V3	V3				J22	J22	J22		
VSS	Ground	N/A					P14	P14	P14	L11	L11	L11	F11	F11	F11	F11	F11	F11	M9	M9	M9				J10	J10	J10		
VSS	Ground	N/A					P9	P9	P9																	P12	P12	P12	
VSS	Ground	N/A					R15	R15	R15	G18	G18	G18	C14	C14	C14	C14	C14	C14	K11	K11	K11	N13	N13	N13	B21	B21	B21		
VSS	Ground	N/A					R8	R8	R8																	P14	P14	P14	
VSS	Ground	N/A					V2	V2	V2																	G9	G9	G9	
VSS	Ground	N/A					V21	V21	V21	E10	E10	E10	P3	P3	P3	P3	P3	P3	E11	E11	E11	F13	F13	F13	AA21	AA21	AA21		
VSS	Ground	N/A					W12	W12	W12	U7	U7	U7							Y11	Y11	Y11				K9	K9	K9		
VSS	Ground	N/A					Y16	Y16	Y16	E16	E16	E16	B15	B15	B15	B15	B15	B15	J12	J12	J12	K10	K10	K10	AB9	AB9	AB9		
VSS	Ground	N/A					Y7	Y7	Y7																	P9	P9	P9	

Note!
 [1] UV version.
 [2] LV version.
 [3] EV version.

Pin Name	Function	BANK	DQS	Configuration Function	Differential Pair	LVDS	UG484 ^[1]	UG484 ^[2]	UG484 ^[3]	UG400 ^[1]	UG400 ^[2]	UG400 ^[3]	UG256 ^[1]	UG256 ^[2]	UG256 ^[3]	PG256 ^[1]	PG256 ^[2]	PG256 ^[3]	UG332 ^[1]	UG332 ^[2]	UG332 ^[3]	UG324 ^[1]	UG324 ^[2]	UG324 ^[3]	PG484 ^[1]	PG484 ^[2]	PG484 ^[3]
IOT24B/GCLKC_0	I/O	0	DQ8	GCLKC_0	Comp_of_IOT24A	True	A10	A10	A10	A10	A10	A10	A8	A8	A8	A8	A8	A8	A9	A9	A9	B9	B9	B9	C10	C10	C10
IOT26A	I/O	0	DQ8		True_of_IOT26B	True	B11	B11	B11	B11	B11	B11	D8	D8	D8	D8	D8	D8	C10	C10	C10	A10	A10	A10	B11	B11	B11
IOT26B	I/O	0	DQ8		Comp_of_IOT26A	True	A11	A11	A11	A11	A11	A11	E9	E9	E9	E9	E9	E9	B10	B10	B10	B10	B10	B10	A11	A11	A11
IOT2A	I/O	0	DQ9		True_of_IOT2B	True	B1	B1	B1	B1	B1	B1	C4	C4	C4	C4	C4	C4	C4	C4	C4	A2	A2	A2	D4	D4	D4
IOT2B	I/O	0	DQ9		Comp_of_IOT2A	True	A2	A2	A2	A1	A1	A1	B5	B5	B5	B5	B5	B5	B4	B4	B4	B3	B3	B3	B3	B3	B3
IOT4A	I/O	0	DQ9		True_of_IOT4B	True	B2	B2	B2	G7	G7	G7	B3	B3	B3	B3	B3	B3	A4	A4	A4	C3	C3	C3	D5	D5	D5
IOT4B	I/O	0	DQ9		Comp_of_IOT4A	True	A3	A3	A3	F7	F7	F7	A2	A2	A2	A2	A2	A2	C5	C5	C5	C4	C4	C4	C4	C4	C4
IOT6A	I/O	0	DQ9		True_of_IOT6B	True	B3	B3	B3	B2	B2	B2	A4	A4	A4	A4	A4	A4	B5	B5	B5	D5	D5	D5	A2	A2	A2
IOT6B	I/O	0	DQ9		Comp_of_IOT6A	True	A4	A4	A4	A2	A2	A2	C5	C5	C5	C5	C5	C5	A5	A5	A5	B5	B5	B5	A3	A3	A3
IOT8A	I/O	0	DQ9		True_of_IOT8B	True	B4	B4	B4	B3	B3	B3	A5	A5	A5	A5	A5	A5	E7	E7	E7	A3	A3	A3	D6	D6	D6
IOT8B	I/O	0	DQ9		Comp_of_IOT8A	True	A5	A5	A5	A3	A3	A3	B6	B6	B6	B6	B6	B6	D6	D6	D6	B4	B4	B4	D7	D7	D7

Note!

[1] It is recommended to set Bank VCCIO of True LVDS to 2.5V.

[2] VCCX should be greater than or equal to VCCIO.

Recommended Operating Conditions of UG484/UG400/UG256/PG256/UG332/UG324/PG484 Package in GW2AN-18X (UV Version)

Name	Description	Min.	Max.
VCC/VCCX	Core voltage and auxiliary voltage are internally short-circuited.	2.7V	3.6V
VCCIO0, VCCIO1, VCCIO2, VCCIO3, VCCIO4, VCCIO6, VCCIO7, VCCIO8, VCCIO9	I/O Bank voltage	1.14V	3.6V
VCCIO5	I/O Bank5 voltage When the voltage is less than 2.0V, VCCIO5 will add about 20mA quiescent current.	1.14V	3.6V

Recommended Operating Conditions of UG484/UG400/UG256/PG256/UG332/UG324/PG484 Package in GW2AN-18X (LV Version)

Name	Description	Min.	Max.
VCC	Core voltage	0.95V	1.05V
VCCIO1, VCCIO2, VCCIO3, VCCIO4, VCCIO6, VCCIO7, VCCIO8, VCCIO9	I/O Bank voltage	1.14V	3.6V
VCCX/VCCIO0	Core voltage and I/O Bank0 voltage are internally short-circuited.	2.7V	3.6V
VCCIO5	I/O Bank5 voltage When the voltage is less than 2.0V, VCCIO5 will add about 20mA quiescent current.	1.14V	3.6V

Recommended Operating Conditions of UG484/UG400/UG256/PG256/UG332/UG324/PG484 Package in GW2AN-18X (EV Version)

Name	Description	Min.	Max.
VCC	Core voltage	1.14V	1.26V
VCCIO1, VCCIO2, VCCIO3, VCCIO4, VCCIO6, VCCIO7, VCCIO8, VCCIO9	I/O Bank voltage	1.14V	3.6V
VCCX/VCCIO0	Core voltage and I/O Bank0 voltage are internally short-circuited.	2.7V	3.6V
VCCIO5	I/O Bank5 voltage When the voltage is less than 2.0V, VCCIO5 will add about 20mA quiescent current.	1.14V	3.6V