



Bank5 Voltage selection


Test Hole












Mounting Hole










The end resistance is close to the FPGA



The end resistance is close to the FPGA












5






4

3


2

1
























When DIR is raised, connect to VCCA







TX1













TX2





LCD_MODE	H_GPIO_09
LCD_DE	H_GPIO_12
LCD_VS	H_GPIO_11
LCD_HS	H_GPIO_14
LCD_B7	H_GPIO_13
LCD_B6	H_GPIO_15
LCD_B4	H_GPIO_18
LCD_B3	H_GPIO_17
LCD_B2	H_GPIO_22
LCD_G7	H_GPIO_21
LCD_G6	H_GPIO_20
LCD_G5	H_GPIO_19
LCD_G4	H_GPIO_24
LCD_G3	H_GPIO_23
LCD_G2	H_GPIO_26
LCD_R7	H_GPIO_25
LCD_R6	H_GPIO_28
LCD_R5	H_GPIO_30
LCD_R4	H_GPIO_31
LCD_R3	H_GPIO_29
LCD_R2	H_GPIO_34
LCD_DCLK	H_GPIO_33
LCD_R/L	H_GPIO_32
LCD_U/D	H_GPIO_31





DQ[7:0], LDQSn, LDQSp&LDM is placed on the DQ3 cluster of Bank6

DQ15[8], UDQSn, UDQSp&UDM is placed on the DQ2 cluster of Bank7

