




# GW5AT-60G FPGA Image Solution



- V3
1. Fixed HDMI VTT 2.8V to DSI connect.
  2. Added additional 5V power input.
  3. Added 5V/3.3V switch resistor for 20455 DPHY.

# Interface



Removed C15/B15/E15/D15 BANK12 (JTAG) 3.3V  
JTAG available on Core board only.

**VDD3V3 Max 500mA**

BANK2 1.2V

BANK1 1.2V

BANK3 3.3V

BANK3 3.3V

BANK4 3.3V

BANK5 3.3V

BANK5 3.3V

BANK4 3.3V

BANK4 3.3V

BANK5 3.3V

BANK5 3.3V


BANK5 3.3V

**VDD3V3 Max 150mA**



BANK4 3.3V

BANK5 3.3V


BANK5 3.3V



**DONE/RECONFIG\_N=Internal Pull Up**




**BANK11 1.8V**



BANK10 1.8V


BANK10 1.8V

BANK11 1.8V




1. Restricted usage on E14/F15. MODE0 must be pulled high, F15 must be pulled low. Incorrect states are not allowed.
2. Configuration Flash Pins E13, F12, F13, P15 are not recommended to be used.
3. P14 may be used without restriction.




# Power & UART






# DP TX & RX




TX HPD pull by monitor



DPRX Pinout Different Than DPTX  
Invert P/N for Q0\_RX Lanes.





RX HPD Pull by FPGA.





DP RX HPD Detect:  
Asserted when DPRX\_VDD3V3 is high.



DP TX HPD Detect:  
Asserted when DPTX\_HPD is high.



Pull DP AUX  
Place TERM Resistor (240R) to Core Header





# LVDS & DVI



DVI Output Only


## LVDS Lane Invert: None

## DSI Lane Invert: None




1.8V / 3.3V I2C


## DONE/RECONFIG\_N=Internal Pull Up




## H5/H6/K5/J5 BANK 10 F5/G5/K4/K3 BANK 11



## E13/E14/F12/F13/F11/G11/F15/G15 BANK3




## E5/E6/E7/E8/F8/E9 BANK 1 B13/A13/B14/A14 BANK 2




## BANK 10 & 11 1.8V IO


## BANK 1 & 2 1.2V MIPI IO




## 1.8V from Core Board directly.



# Soft MIPI CSI






**Ext Trig Not Supported.**




# CPHY & DPHY

## MIPI Hard DPHY Connect 5V Input.



## CPHY Use FB35K





## H5/H6/K5/J5 BANK10

## F5/G5/K4/K3 BANK11



BANK 10 & 11 1.8V I/O



Shared SCL / SDA / RESETN / REFCLK Level Shift

