








# **GW1NSR-LV4MG64P**



## Notes:

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  2. It is recommended that add an ESD protection chip to the JTAG download circuit.