


**GW5ANRT-LV15MG132P**



## Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

3.VCC core voltage requires a large current, so it is recommended to supply

4.The MODE pin is the GowinCONFIG configuration mode selection signal.  
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG720, Arora V 15K FPGAs Products Programming and Configuration Guide.

<b>Title</b>	GOWIN Minimum System Diagram		
<b>Size</b>	Document Number	Rev	
C	GHW5ANR4-V15MG132P	1.1	
<b>Date:</b>	Friday, August 09, 2024	<b>Sheet</b>	1 of 1