



GW5AR-25K-UG256P

GW5AR-25K-UG256P





GW5AR-25K-UG256P

GW5AR-25K-UG256P



GW5AR-25K-UG256P

GW5AR-25K-UG256P

**Notes:**

1. F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, *Arora V 25K FPGA Products Programming and Configuration Guide*.

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4. VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, *Arora V 25K FPGA Products Programming and Configuration Guide*.

Title	GOWIN Minimum System Diagram
Size	Document Number
C	GW5AR_LV25UG256P
Date:	Thursday, July 04, 2024
Rev	2.3