

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

GW1NSR-LV4CQN48P



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title GOWIN Minimum System Diagram

Size A4 Document Number GW1NSR-LV4CQN48P

Rev 2.1

Date: Wednesday, April 10, 2024

Sheet 3 of 3