




GW1NZ-2K-CS100H




GW1NZ-2K-CS100H










GW1NZ-2K-CS100H








GW1NZ-2K-CS100H



GW1NZ-2K-CS100H




Notes:
 1. F_CLK signal is an external input clock signal.
 It is recommended that F_CLK signal be provided through an active oscillator crystal.
 2. It is recommended that add an ESD protection chip to the JTAG download circuit.








Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

GW1NZ-2K-QN48



GW1NZ-2K-QN48



- Notes:
1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NZ-2K-QN48	2.2
Date:	Wednesday, April 10, 2024	Sheet 3 of 3