





GW1N-LV1CS30



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.








Title: GOWIN Minimum System Diagram

Size: A4 Document Number: GW1N-LV1CS30

Rev: 2.1

Date: Wednesday, April 10, 2024

Sheet 1 of 5





Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV1LQ100	2.1







Date: Monday, April 08, 2024

**Notes:**

1. F_CLK signal is an external input clock signal.





It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.



Title	
GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV1LQ144
Rev 2.1	






GW1N-LV1QN32



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

GW1N-LV1QN48



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.