





**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-LV1P5LQ100
Rev	2.1
Date:	Monday, April 08, 2024
Sheet	1 of 8







**Notes:**

1. **F_CLK** signal is an external input clock signal.
It is recommended that **F_CLK** signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-LV1P5LQ100X


Rev 2.1

Date: Monday, April 08, 2024 Sheet 2 of 8

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GWIN Minimum System Diagram		
Size	Document Number	Rev
Custom	GW1N-LV1P5QN48X	2.1
Date:	Monday, April 08, 2024	Sheet 3 of 8




Notes:






- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title	
GOWIN Minimum System Diagram	
Size	Document Number
Custom	GW1N-LV1P5QN48XF
Date:	Monday, April 08, 2024
Sheet	4 of 8
Rev	2.1

**Notes:**






1. **F_CLK** signal is an external input clock signal.
It is recommended that **F_CLK** signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.









Title		GOWIN Minimum System Diagram
Size	Document Number	GW1N-UV1P5LQ100
B	Date:	Monday, April 08, 2024
	Rev	2.1

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.







Title		GOWIN Minimum System Diagram
Size	Document Number	GW1N-UV1P5LQ100X
B	Rev	2.1
Date:	Monday, April 08, 2024	Sheet 6 of 8

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
Size	Document Number	Rev
Custom	GW1N-UV1P5QN48X	2.1
Date:	Monday, April 08, 2024	Sheet 7 of 8

**Notes:**

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.