


















# GW5A-EV25PG256C




**Notes:**  
 1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

# GW5A-EV25PG256S



Notes:  
 1. F CLK signal is an external input clock signal.  
 It is recommended that F CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GowinCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title GOWIN Minimum System Diagram		
Size C	Document Number GW5A-EV25PG256S	Rev 2.4
Date Thursday, July 04, 2024	Sheet 4	of 15




GW5A-EV25-UG225S


GW5A-EV25-UG225S

GW5A-EV25-UG225S


GW5A-EV25-UG225S




GW5A-EV25-UG225S




GW5A-EV25-UG225S




GW5A-EV25-UG225S




\*JTAG download section




\*Configuration reset section



\*Configurable detection section





\*Configuration mode signal selection



\*Configuration completed detection section








\*Configurable GPIO mode section



\*External Flash, used to store downloaded programs









Notes:  
 1. F\_CLK signal is an external input clock signal.  
 It is recommended that F\_CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GowinCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.



Notes:






- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

# GW5A-EV25UG324S











Notes:  
 1. F CLK signal is an external input clock signal.  
 It is recommended that F CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GowinCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.


# GW5A-LV25LQ100













**Notes:**  
 1. F.CLK signal is an external input clock signal.  
 It is recommended that F.CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arara V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GOWINCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arara V 25K FPGA Products Programming and Configuration Guide.



Notes:  
 1. F\_CLK signal is an external input clock signal.  
 It is recommended that F\_CLK signal be provided through an active oscillator crystal.  
 2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. VCC core voltage requires a large current, so it is recommended to supply power separately.  
 5. The MODE pin is the GowinCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
















**GW5A-LV25MG121N**



- Notes:
- 1.F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
  - 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
  - 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.


















**GW5A-LV25MG196S**

















Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

# GW5A-LV25PG196S



- Notes:
- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
  - 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
  - 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.



Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.



