





GW1N-LV1SCS30







Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

| | | |
|------------------------------|------------------------|--------------|
| Title | | |
| GOWIN Minimum System Diagram | | |
| Size | Document Number | Rev |
| A4 | GW1N-LV1SCS30 | 2.1 |
| Date: | Monday, April 08, 2024 | Sheet 1 of 2 |

GW1N-LV1SFN32



Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

| | | |
|------------------------------|------------------------|--------------|
| Title | | |
| GOWIN Minimum System Diagram | | |
| Size | Document Number | Rev |
| A4 | GW1N-LV1SFN32 | 2.1 |
| Date: | Monday, April 08, 2024 | Sheet 2 of 2 |