


GW5ANRT-LV15MG132P



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

3.VCC core voltage requires a large current, so it is recommended to supply

4. The MODE pin is the GowinCONFIG configuration mode selection pin.

For details about how to select the Mode signal, see "Chapter 3.

GOWIN Minimum System Diagram		
Size C	Document Number GWSANTR-V15MG132P	Rev 1.1
Date	Friday, August 09, 2024	Sheet 1 of 1