







# GW1N-LV9CM64



**JTAGSEL\_N**  $\ll$


**JTAG mode selection signal section**



## Notes:

1. **F\_CLK** signal is an external input clock signal.  
It is recommended that **F\_CLK** signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


Title	
GOWIN Minimum System Diagram	
Size	Document Number
A4	GW1N-LV9CM64

**GW1N-LV9CS81M**

## Notes:

- F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9CS81M	2.2

**Notes:**


1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram  
Size: B Document Number: GW1N-LV9EQ144

Rev 2.2



**Notes:**

- F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
A3	GW1N-LV9EQ176
Rev	2.2
Date:	Wednesday, June 19, 2024
Sheet	4 of 32







D

D




## Notes:

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.




Title	
GW1N Minimum System Diagram	
Size	Document Number
B	GW1N-LV9LQ100
	Rev 2.2
Date: Wednesday, June 19, 2024	Sheet 5 of 32

**Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram	
Size		Document Number GW1N-LV9LQ144	
Rev	2.2	Date:	Wednesday, June 19, 2024
Sheet	6	of	32


**Notes:**

1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.


2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size A3	Document Number GW1N-LV9LQ176
Rev 2.2	
Date: Wednesday, June 19, 2024	Sheet 7 of 32

**Notes:**


1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9MG100	2.2
Date:	Wednesday, June 19, 2024	Sheet 8 of 32

**Notes:**


1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9MG100T	2.2

**GW1N-LV9MG160****Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9MG160	2.2
Date:	Wednesday, June 19, 2024	Sheet 10 of 32


**Notes:**

1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram  
Size: B Document Number: GW1N-LV9MG196 Rev: 2.2


**Notes:**

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9PG256	2.2

Date: Wednesday, June 19, 2024 Sheet 12 of 32

# GW1N-LV9QN48



## Notes:

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram


Size: A4 Document Number: GW1N-LV9QN48

Rev: 2.2

Date: Wednesday, June 19, 2024

Sheet 13 of 32

# GW1N-LV9QN48F



**Notes:**

1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.



Title: GOWIN Minimum System Diagram

Size: A4 Document Number: GW1N-LV9QN48F

Rev: 2.2

Date: Wednesday, June 19, 2024






Sheet 14 of 32

**Notes:**


1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.













Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9QN88	2.2
Date:	Wednesday, June 19, 2024	Sheet 15 of 32

**Notes:**

1. **F\_CLK** signal is an external input clock signal.  
It is recommended that **F\_CLK** signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9UG169	2.2


Date: Wednesday, June 19, 2024 Sheet 16 of 32



## Notes:

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram
Size	Document Number	Rev 2.2
Date: Wednesday, June 19, 2024		Sheet 17 of 32




## Notes:

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-LV9UG332
Rev	2.2
Date:	Wednesday, June 19, 2024
Sheet	18 of 32

# GW1N-UV9CM64



## Notes:


1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title  
GOWIN Minimum System Diagram

Size A4 Document Number  
Rev 2.2  
GW1N-UV9CM64


Date: Wednesday, June 19, 2024

Sheet 19 of 32






**Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		GOWIN Minimum System Diagram
Size	Document Number	GW1N-UV9EQ144
Date: Wednesday, June 19, 2024		Rev 2.2
Sheet 20	of 32	

**Notes:**


- F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
- It is recommended that add an ESD protection chip to the JTAG download circuit.




Title		Document Number		Rev
Size	GW1N-UV9EQ176	Sheet	21 of 32	
Date:	Wednesday, June 19, 2024	Page:	1	2.2

**Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV9LQ100	2.2
Date:	Wednesday, June 19, 2024	Sheet 22 of 32




## Notes:






1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram
Size	Document Number	GW1N-UV9LQ144
B	Rev	2.2


Date: Wednesday, June 19, 2024 Sheet 23 of 32

**Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.




Title GOWIN Minimum System Diagram		Rev 2.2
Size A3	Document Number GW1N-UV9LQ176	
Date: Wednesday, June 19, 2024		
Sheet 24 of 32		

**Notes:**

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9MG160
	Rev 2.2

Date: Wednesday, June 19, 2024 Sheet 25 of 32

**Notes:**


1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram	
Size: B	Document Number: GW1N-UV9MG196

Date: Wednesday, June 19, 2024	Sheet: 26 of 32	Rev: 2.2
--------------------------------	-----------------	----------




## Notes:

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram	
Size	Document Number	Rev	
B	GW1N-UV9PG256		2.2
Date:	Wednesday, June 19, 2024	Sheet	27 of 32

# GW1N-UV9QN48



## Notes:



1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title GOWIN Minimum System Diagram

Size A4 Document Number  
Rev 2.2  
GW1N-UV9QN48

Date: Wednesday, June 19, 2024

Sheet 28 of 32








## Notes:


1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.













Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV9QN88	2.2
Date:	Wednesday, June 19, 2024	Sheet 29 of 32

**Notes:**

1. **F\_CLK** signal is an external input clock signal.  
It is recommended that **F\_CLK** signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size <b>B</b>	Document Number GW1N-UV9UG169
Rev 2.2	


Date: Wednesday, June 19, 2024 Sheet 30 of 32



## Notes:

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-UV9UG256	2.2
Date:	Wednesday, June 19, 2024	Sheet 31 of 32

**Notes:**

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-UV9UG332
Rev	2.2
Date:	Wednesday, June 19, 2024
Sheet	32 of 32