



GW1N-LV2QN88

D

**Notes:**

1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV2QN88	3.1
Date:	Friday, August 09, 2024	Sheet 1 of 11







**Notes:**

1. F_CLK signal is an external input clock signal.









It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
Gowin FPGA-AUTOMOTIVE Minimum System Diagram	
Size B	Document Number GW1N-LV4QN88
Rev 3.1	Date: Friday, August 09, 2024

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

**Notes:**

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.








2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9QN88F	3.1

Date: Friday, August 09, 2024

Sheet 4 of 11


GW1NZ-LV1QN48










Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
Gowin FPGA-AUTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NZ-LV1QN48	3.1
Date:	Friday, August 09, 2024	Sheet 5 of 11



**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

GW5A-LV25PG256



Notes:

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4. VCC core voltage requires a large current, so it is recommended to supply power separately.


5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

Title GOWIN Minimum System Diagram

Size C Document Number GW5A-LV25PG256 Rev 3.1

Date Friday, August 09, 2024 Sheet 8 of 11



Notes:
1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FFGA Products Programming and Configuration Guide .

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4. VCC core voltage requires a large current, so it is recommended to supply power separately.


5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FFGA Products Programming and Configuration Guide .


Title		GOWIN Minimum System Diagram	
Size	C	Document Number	GW5A-LV25UG324F
Date	Friday, August 09, 2024	Sheet	9 of 11
Rev	3.1		




ANSWER





ANSWER




Page 10 of 10




Page 1 of 1




Q0_REFCLKP




Page 1 of 1




• 100 •



• 100 •



Re-downloaded programs



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active


It is recommended that a CLK signal be provided through an active oscillator or crystal.
2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI

Arora V FPGA Products Programming and Configuration Guide .

3. It is recommended that add an ESD protection chip to the

Title	GOWIN Minimum System Diagram		
Size	Document Number	Rev.	
A2	GW5AT-LV138UG324A	3	



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.


2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection".

3. It is recommended that add an ESD protection chip to the JTAG download circuit.


4. VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode select:



GW5AT-LV15-MG132

GW5AT-LV15-MG132



GW5AT-LV15-MG132

GW5AT-LV15-MG132

