


# GW1NS-LV4CS49 & GW1NS-LV4CCS49





Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 3.The CS49 package supports GW1NS-4 & GW1NS-4C.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4CS49 & GW1NS-LV4CCS49	2.3
Date:	Thursday, August 08, 2024	Sheet 1 of 4

5  
4  
3  
2  
1










# GW1NS-LV4MG64 & GW1NS-LV4CMG64



Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 3.The MG64 package supports GW1NS-4 & GW1NS-4C.







# GW1NS-LV4CLQ144



- Notes:
- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.
  - 3.The MG64 package supports GW1NS-4 & GW1NS-4C.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NS-LV4CLQ144	2.3
Date:	Thursday, August 08, 2024	Sheet 2 of 4

# GW1NS-LV4QN48 & GW1NS-LV4CQN48





## Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 3.The QN48 package supports GW1NS-4 & GW1NS-4C.





Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NS-LV4QN48 & GW1NS-LV4CQN48	2.3
Date:	Thursday, August 08, 2024	Sheet 3 of 4

GW1NS-LV4QN32



Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title  
GOWIN Minimum System Diagram

Size  
A4

Document Number  
GW1NS-LV4QN32

Rev  
2.3

Date: Thursday, August 08, 2024

Sheet 4 of 4