







GW1NR-LV2MG49G



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


GW1NR-LV2MG49P



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.


GW1NR-LV2MG49PG



Notes:

1. $\overline{F_CLK}$ signal is an external input clock signal.
It is recommended that $\overline{F_CLK}$ signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.






GW1NR-UV2MG4 9G



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

GW1NR-UV2MG49P




Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size A4	Document Number GW1NR-UV2MG49P
Rev 2.1	

GW1NR-UV2MG49PG



Notes:

1. **F_CLK** signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.