







GW5A-EV25PG256C



Notes:

- 1.F.CLK signal is an external input clock signal. It is recommended that F.CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

GW5A-EV25PG256S



Notes:

1.F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.





2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide

3.It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to supply power separately.

5.The MODE pin is the GowinCONFIG configuration mode selection signal.  
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

***GW5A-EV25UG225S***




Notes:

1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title			
GOWIN Minimum System Diagram			
Size	Document Number	Rev	
C	GW5A-EV25UG25S	2.5	
Date:	Thursday, October 24, 2024	Sheet	5 of 16

***GW5A-EV25UG256C***




Notes:

1. F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title			
GOWIN Minimum System Diagram			
Size C	Document Number GW5A-EV25UG256C		Rev 2.5
Date:	Thursday, August 24, 2024	Sheet	6 of 16









5	4	3	2	1
---	---	---	---	---



Title				
GOWIN Minimum System Diagram				
Size C	Document Number GW5A-EV25UG324S			Rev 2.1
Date:	Thursday, October 24, 2024	Sheet	7 of 16	

# GW5A-LV25LQ100











Notes:

- 1.F.CLK signal is an external input clock signal.
- It is recommended that F.CLK signal be provided through an active oscillator crystal.
- External Flash memory Is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25LQ100	2.5
Date:	Thursday, October 24, 2024	Sheet 8 of 16



GW5A-LV25LQ144




Notes:  
1.F CLK signal is an external input clock signal.  
It is recommended that F.CLK signal be provided through an active oscillator crystal.  
2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .  
3.It is recommended that add an ESD protection chip to the JTAG download circuit.  
4.VCC core voltage requires a large current, so it is recommended to supply power separately.  
5.The MODE pin is the GowinCONFIG configuration mode selection signal.  
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.



Title			
GOWIN Minimum System Diagram			
Size	Document Number		Rev
C	GW5A-LV25LQ144		2.5
Date:	Thursday, October 24, 2024	Sheet	9 of 16

GW5A-LV25MG121N



Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

GW5A-LV25MG196S



Notes:


















- 1.F CLK signal is an external input clock signal.
- 2.It is recommended that F.CLK signal be provided through an active oscillator crystal.
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about SPI Flash memory selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

File				GOWIN Minimum System Diagram			
Size	Document Number						Rev
	GW5A-LV25MG196S						
C							2.5
Date:		Thursday, October 24, 2024		Sheet		11 of 16	











# GW5A-LV25PG196S



Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.





5  
**GW5A-LV25PG256S**



Notes:

- 1.F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.  
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

# GW5A-LV25UG256C




Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F.CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25UG256C	2.5
Date:	Thursday, October 24, 2024	Sheet 14 of 16



***GW5A-LV25UG324***




Notes:


1. F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title						
GOWIN Minimum System Diagram						
Size C	Document Number GW5A-LV25UG324					Rev 2.5
Date	Thursday, October 24, 2024		Sheet	1A	of	1A


1
---



GW5A-LV25UG3249



IOR1A/TCK



\*JTAG download section

1. F\_CLK signal is an external input clock signal.
2. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
3. External Flash memory is used to store downloaded programs.
4. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arista V 25K FPGA Products Programming and Configuration Guide.
5. It is recommended that add an ESD protection chip to the JTAG download circuit.
6. VCC core voltage requires a large current, so it is recommended to supply power separately.
7. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arista V 25K FPGA Products Programming and Configuration Guide.

Title			
GOWIN Minimum System Diagram			
Size	Document Number	Rev	
C	GW5A-LV25G324S	2.5	
Date:	Thursday, October 24, 2024	Sheet	16 of 16