





GW5AT-EV60UG324S





GW5AT-EV60-UG324S




GW5AT-EV60-UG324S




tion




*External Flash, used to store downloaded programs




GW5AT-EV60-UG324S




```
*Configurable detection section
```




*Configuration reset section




```
*Configuration completed detection section
```




GW5AT-EV60-UG324S



GW5AT-EV60-UG324S



GW5AT-EV60-UG324S



Notes:

1. F CLK signal is an external input clock signal.
2. If it is recommended that F CLK signal be provided through an active oscillator crystal.
3. External Flash memory is used to store downloaded programs.
4. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide
5. It is recommended that add an ESD protection chip to the JTAG download circuit.
6. VCC core voltage requires a large current, so it is recommended to supply power separately.
7. The MODE pin is the GowinCONFIG configuration mode selection signal.
8. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
9. This package does not support the use of internal differential termination resistors.



Title				
GOWIN Minimum System Diagram				
Size	Document Number			Rev
C	GW5AT-EV60UG324S			1.1.1
Date:	Tuesday, September 10, 2024	Sheet	1	of 3

GW5AT-LV60PG484A




Notes:

- 1.F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.



GW5AT-LV60UG225



Notes:

- 1.F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5AT-LV60UG225	1.1.1
Date:	Tuesday, September 10, 2024	Sheet 3 of 3