



JTAG mode selection signal section



***JTAG download section**




***Configuration completed detection section**

READY \leftarrow R5 4.7K VCCO1


RECONFIG_N \leftarrow R6 4.7K VCCO1





***Configuration reset section**







Notes:

- F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.














JTAGSEL_N → R13 → 1K → GND
JTAG mode selection signal section




- Notes:
1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.





Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A3	GW2AN-EV18XUG256	2.0
Date:	Friday, April 07, 2023	Sheet 3 of 21

**Notes:**


- F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram
Size	Document Number	GW2AN-EV18XUG332
Custom	Rev	2.0
Date:	Friday, April 07, 2023	Sheet 5 of 21





JTAGSEL_N \gg R43 1K
JTAG mode selection signal section




R44 4.7K
 TCK \gg
 TDI \gg
 TDO \gg
 TMS \gg
***JTAG download section**

DONE \gg
 LED8 \gg
 R45 4.7K
 R46 4.7K
 VCC01
***Configuration completed detection section**

READY \gg
 R47 4.7K
 VCC01
***Configurable detection section**


RECONFIG_N \gg
 R48 4.7K
 VCC01
***Configuration reset section**




Notes:

1. F CLK signal is an external input clock signal.
 It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
 For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Rev
A3	2.0
Date: Friday, April 07, 2023	Sheet 8 of 21
















Notes:

1. F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
Custom	GW2AN-LV18XUG324
Date:	Rev. 2.0 Friday, April 07, 2023
Sheet	11 of 21







**Notes:**

- F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A3	GW2AN-UV18XPG256	2.0
Date:	Friday, April 07, 2023	Sheet 15 of 21






Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
A3	GW2AN-UV18XUG256
Rev	2.0
Date:	Friday, April 07, 2023

JTAG mode selection signal section




*JTAG download section

*Configuration completed detection section

*Configurable detection section

*Configuration reset section

**Notes:**

- F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram	
Size	Document Number	Rev. 2.0	
Custom	GW2AN-UV18XUG324		
Date:	Friday, April 07, 2023	Sheet	18 of 21

