



GW5A-EV60PG324C



GW5A-EV60UG324S




Notes:

- 1.F CLK signal is an external input clock signal.
 - It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.

Title				
GOWIN Minimum System Diagram				
Size	Document Number			Rev
C	GW5A-EV60UG324S			
Date	Friday, March 14, 2008		Sheet	2 of 4

GW5A-LV60UG324A



Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arara V 60K FPGA Products Programming and Configuration Guide.
- 3.It is recommended that add an ESD protection clip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arara V 60K FPGA Products Programming and Configuration Guide.

Title				
GOWIN Minimum System Diagram				
Size C	Document Number GW5A-LV60UG324A			Rev 1.2
Date	Friday, March 14, 2008	Sheet	3	of 4

GW5A-1V60UG324S

