







GW1NR-LV4MG81P

D

C

B


A








Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NR-LV4MG81P	2.2
Date:	Wednesday, June 19, 2024	Sheet 1 of 6



- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.








Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-LV4QN88	2.2
Date:	Wednesday, June 19, 2024	Sheet 2 of 6



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title			
GOWIN Minimum System Diagram			
Size	Document Number	Rev	
B	GW1NR-LV4QN88P	2.2	
Date:	Wednesday, June 19, 2024	Sheet	3 of 6








GW1NR-UV4MG81P

D

C

B



A








Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NR-UV4MG81P	2.2
Date:	Wednesday, June 19, 2024	Sheet 4 of 6



- Notes:
- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.It is recommended that add an ESD protection chip to the JTAG download circuit.








Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-UV4QN88	2.2
Date:	Wednesday, June 19, 2024	Sheet 5 of 6



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1NR-UV4QN88P	2.2
Date:	Wednesday, June 19, 2024	Sheet 6 of 6