



GW5AS-EV25UG256



Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Name	Description	Min.	Max.
FPAGU Logic			
V _{CC}	Core voltage, LV	0.87V	1.0V
V _{CCIO}	Core voltage, EV	1.14V	1.8V
V _{CCIO1}	I/O Bank voltage	1V	3.465V
V _{CCX}	Auxiliary voltage	2.375V	3.465V
V _{CCDDO1} ^[1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
V _{EFUSE} ^[2]	Voltage required for eFuse writing	1.62V	1.98V
MIPI			
V _{DDAM}	Analog core power supply voltage	0.87V	1V
V _{DDDM}	Digital core power supply voltage	0.87V	1V
V _{DDDM2}	Analog high power supply voltage	2.375V	3.465V
V _{DD12M}	MIPI LP power supply voltage	1.14V	1.32V
MCU			
V _{CCMCU}	Core voltage	2.6V	3.3V
V _{CCIOCMCU}	VCCIO power supply voltage	2.6V	3.3V
V _{CCIOCMCU}	VCCIO power supply voltage (clock frequency: 288MHz)	3.0V	3.3V
V _{BATMCU}	Backup power supply voltage	1.62V	3.6V

[1] The greater the V_{CCDDO} voltage, the higher the power consumption.
 [2] When V_{EFUSE} is not required, this power supply can be connected to either GND or floating.
 If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.