







# GW5AT-EV60UG324S




Name	Description	Min.	Max.
Vcc	Core voltage, LV	0.87V	1.03V
VccIO	Core voltage, EV	1.14V	1.8V
VccIO <sup>[1]</sup>	I/O Bank voltage	1V	3.465V
Vcc <sup>[2]</sup>	Auxiliary voltage	1.71V	3.465V
VccIO <sup>[3]</sup>	Voltage required for eFuse writing	1.62V	1.98V
<b>Gigabit Transceiver</b>			
VddIAC <sup>[2]</sup>	Analog high power supply voltage	1.71V	1.89V
VddIAC <sup>[3]</sup>	Analog core power supply voltage	0.87V	1.03V
VddTx <sup>[2]</sup>	TX power supply voltage	0.87V	1.03V
VddP <sup>[3]</sup>	Digital power supply voltage	0.87V	1.03V
<b>MPI</b>			
VddMM	Analog core power supply voltage	0.87V	1.08V
VddMM	Analog auxiliary power supply voltage	1.71V	3.465V
VddMM	Digital power supply voltage	0.87V	1.08V
VddMP <sup>[2]</sup>	MPI LP power supply voltage	1.14V	1.32V
<b>ADC</b>			
VddADC	ADC power supply voltage	1.62V	1.98V
Vrefin	ADC reference voltage	0V	0V
Vrefin	ADC reference voltage	0V	1.25V
<b>Note:</b>			
1. F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.			
2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .			
3. It is recommended that add an ESD protection chip to the JTAG download circuit.			
4. VCC core voltage requires a large current, so it is recommended to supply power separately. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .			
6. This package does not support the use of internal differential termination resistors. 7. The MSP1 signal levels must match the Flash power supply voltage. If the voltage of the MSP1 BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.			




\*Configurable detection section



\*Configuration reset section



\*Configuration completed detection section



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .

3.It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to supply power separately.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide .

6.This package does not support the use of internal differential termination resistors.

7.The MSP1 signal levels must match the Flash power supply voltage.


If the voltage of the MSP1 BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Title	GOWIN Minimum System Diagram	
Size	Document Number	GWSAT-EV60UG324S
C	Rev	1.4

Date: Wednesday, April 16, 2023

Sheet 1 of 7

# GW5AT-LV60CS234



## Notes:





1. F\_CLK signal is an external input clock signal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Aurora V 60K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the Gowin CONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Aurora V 60K FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Name	Description	Min.	Max.
V <sub>CC</sub>	CORE voltage, LV	0.87V	1.03V
V <sub>CC</sub>	CORE voltage, EV	1.14V	1.9V
V <sub>CCIO</sub>	I/O Bank voltage	1V	3.465V
V <sub>CCIO</sub>	Auxiliary voltage	1.71V	3.465V
V <sub>EPU</sub>	Voltage required for eFuse writing	1.62V	1.98V
<b>Gigabit Transceiver</b>			
V <sub>DHAP</sub>	Analog high power supply voltage	1.71V	1.89V
V <sub>DQSP</sub>	Analog core power supply voltage	0.87V	1.03V
V <sub>TXSP</sub>	TX power supply voltage	0.87V	1.03V
V <sub>INSP</sub>	Digital power supply voltage	0.87V	1.03V
<b>MPI</b>			
V <sub>DDAM</sub>	Analog core power supply voltage	0.87V	1.08V
V <sub>DDUM</sub>	Analog auxiliary power supply voltage	1.71V	3.465V
V <sub>DDMI</sub>	Digital power supply voltage	0.87V	1.08V
V <sub>DDTM</sub>	MPI LP power supply voltage	1.14V	1.32V
<b>ADC</b>			
V <sub>DDAC</sub>	ADC power supply voltage	1.62V	1.98V
V <sub>REF</sub>	ADC reference voltage	0V	0V
V <sub>REFP</sub>	ADC reference voltage	0V	1.25V

**Note:**  
① When internal differential termination resistors are required, Vccx must be greater than or equal to 3V, the IO input-output  $f_{max}$  is limited when  $Vccx=1.8V$ .  
② When  $V_{DPU}$  is not needed, this power supply can be connected to either GND or floating.  
If multiple power supplies are shared on same packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.







# GW5AT-LV60UG225




Notes:

1. F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash mode selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.




Name	Description	Min.	Max.
<b>FPGA Logic</b>			
V <sub>CC</sub>	Core voltage, LV	0.87V	1.03V
V <sub>CCIO</sub>	IO Bank voltage	1.14V	1.8V
V <sub>CCIO</sub> ( <sup>1</sup> )	Auxiliary voltage	1.71V	3.465V
V <sub>EFuse</sub> ( <sup>2</sup> )	Voltage required for eFuse writing	1.62V	1.98V
<b>Gigabit Transceiver</b>			
V <sub>DHQAQ</sub>	Analog high power supply voltage	1.71V	1.89V
V <sub>DQAD</sub>	Analog core power supply voltage	0.87V	1.03V
V <sub>DTOT</sub>	TX power supply voltage	0.87V	1.03V
V <sub>DDOC</sub>	Digital power supply voltage	0.87V	1.03V
<b>MiPi</b>			
V <sub>DDAM</sub>	Analog core power supply voltage	0.87V	1.08V
V <sub>DDAM</sub>	Analog auxiliary power supply voltage	1.71V	3.465V
V <sub>DDCM</sub>	Digital power supply voltage	0.87V	1.08V
V <sub>DDCM</sub>	MiPi LP power supply voltage	1.14V	1.32V
<b>ADC</b>			
V <sub>CCADC</sub>	ADC power supply voltage	1.62V	1.98V
V <sub>REFV</sub>	JADC reference voltage	0V	0V
V <sub>REFP</sub>	ADC reference voltage	0V	1.25V
<b>Note!</b>			
( <sup>1</sup> ) When internal differential termination resistors are required, V <sub>CCX</sub> must be greater than or equal to 3V; the IO input-output Fmax is limited when V <sub>CCX</sub> =1.8V, and V <sub>CCX</sub> needs to be greater than or equal to 3V for input-output applications with Fmax greater than 600Mbps.			
( <sup>2</sup> ) When V <sub>EFuse</sub> is not required, this power supply can be connected to either GND or floating. If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			





# GW5AT-LV60UG324




Notes:

1. F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Aurora V 60K FPGA Products Programming and Configuration Guide .
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Aurora V 60K FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Title		GOWIN Minimum System Diagram	
Size	Document Number	GW5AT-LV60UG324	Rev
C			1.4

Date: Wednesday, April 16, 2025 Sheet 6 of 7

# GW5AT-LV60UG324A



Notes:  
1. F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718,

Arora V 60K FPGA Products Programming and Configuration Guide.

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4. VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.

6. The MSPI signal levels must match the Flash power supply voltage.

If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Name	Description	Min.	Max.
<b>FPQA Logic</b>			
Vcc	Core voltage, LV	0.87V	1.03V
Vcc	Core voltage, EV	1.14V	1.08V
Vccio	I/O Bank voltage	1V	3.465V
Vccio1	Auxiliary voltage	1.71V	3.465V
Vccio10	Voltage required for eFuse writing	1.62V	1.98V
<b>Gigabit Transceiver</b>			
Vccio40	Analog high power supply voltage	1.71V	1.89V
Vccio41	Analog core power supply voltage	0.87V	1.03V
Vccio42	TX power supply voltage	0.87V	1.03V
Vccio43	Digital power supply voltage	0.87V	1.03V
<b>MPII</b>			
Vddm	Analog core power supply voltage	0.87V	1.08V
Vdmm	Analog auxiliary power supply voltage	1.71V	3.465V
Vddp	Digital power supply voltage	0.87V	1.08V
Vddp	MPII LP power supply voltage	1.14V	1.32V
<b>Notes:</b>			
(1) When internal differential termination resistors are required, Vccio must be greater than or equal to 3V, the IO input-output Imax is limited when Vccio=1.8V, and Vccio needs to be greater than or equal to 2.5V for input-output applications with Fmax greater than 600Mbps			
(2) When Vccio is not required, this power supply can be connected to either GND or floating			
If multiple power supplies are shared on some packages or PCBs, it is necessary to take the intersection of the ranges of all shared power supplies to satisfy the needs of multiple power supplies at the same time.			

Title	
GOWIN Minimum System Diagram	
Size	Document Number
C	GW5AT-LV60UG324A
Date:	Wednesday, April 16, 2025
Sheet	7
of	7
Rev	1.4