












# GW1N-LV2QN88



Notes:  
 1. F\_CLK signal is an external input clock signal.  
 It is recommended that F\_CLK signal be provided through an active oscillator crystal.  
 2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV2QN88	3.5
Date:	Wednesday, May 07, 2025	Sheet 1 of 13






# GW1N-LV4QN88



**Notes:**

- 1.F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.









Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4QN88	3.5
Date:	Wednesday, May 07, 2025	Sheet 2 of 13



Notes:

1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

# GW1N-LV9QN88F











**Notes:**

1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9QN88F	3.5
Date:	Wednesday, May 07, 2025	Sheet 4 of 13








# GW1NZ-LV1QN48



- Notes:
1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NZ-LV1QN48	3.5
Date:	Wednesday, May 07, 2025	Sheet 5 of 13








# GW2A-LV18PG256



Notes:

1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A3	GW2A-LV18PG256	3.5
Date:	Wednesday, May 07, 2025	Sheet 6 of 13




Notes:







- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.The MSPI signal levels must match the Flash power supply voltage.  
If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation

Title Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size A3	Document Number GW2A-LV18QN88F	Rev 3.5
Date: Wednesday, May 07, 2025	Sheet 7	of 13






Name	Description	Min.	Max.
V <sub>CC</sub>	Core voltage, LV	0.87V	1.03V
V <sub>CC</sub>	Core voltage, EV	1.14V	1.8V
V <sub>CCIO</sub>	I/O Bank voltage	1.14V	3.465V
V <sub>CCD</sub>	Auxiliary voltage	2.375V	3.465V
V <sub>CCIO1</sub>	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
V <sub>CCIO2</sub>	Auxiliary voltage	1.62V	1.98V
V <sub>CCIO3</sub>			
V <sub>CCIO4</sub>			
V <sub>CCIO5</sub>			
V <sub>CCIO6</sub>			
V <sub>CCIO7</sub>			
V <sub>CCIO8</sub>			
V <sub>CCIO9</sub>			
V <sub>CCIO10</sub>			
V <sub>CCIO11</sub>			
V <sub>CCIO12</sub>			
V <sub>CCIO13</sub>			
V <sub>CCIO14</sub>			
V <sub>CCIO15</sub>			
V <sub>CCIO16</sub>			
V <sub>CCIO17</sub>			
V <sub>CCIO18</sub>			
V <sub>CCIO19</sub>			
V <sub>CCIO20</sub>			
V <sub>CCIO21</sub>			
V <sub>CCIO22</sub>			
V <sub>CCIO23</sub>			
V <sub>CCIO24</sub>			
V <sub>CCIO25</sub>			
V <sub>CCIO26</sub>			
V <sub>CCIO27</sub>			
V <sub>CCIO28</sub>			
V <sub>CCIO29</sub>			
V <sub>CCIO30</sub>			
V <sub>CCIO31</sub>			
V <sub>CCIO32</sub>			
V <sub>CCIO33</sub>			
V <sub>CCIO34</sub>			
V <sub>CCIO35</sub>			
V <sub>CCIO36</sub>			
V <sub>CCIO37</sub>			
V <sub>CCIO38</sub>			
V <sub>CCIO39</sub>			
V <sub>CCIO40</sub>			
V <sub>CCIO41</sub>			
V <sub>CCIO42</sub>			
V <sub>CCIO43</sub>			
V <sub>CCIO44</sub>			
V <sub>CCIO45</sub>			
V <sub>CCIO46</sub>			
V <sub>CCIO47</sub>			
V <sub>CCIO48</sub>			
V <sub>CCIO49</sub>			
V <sub>CCIO50</sub>			
V <sub>CCIO51</sub>			
V <sub>CCIO52</sub>			
V <sub>CCIO53</sub>			
V <sub>CCIO54</sub>			
V <sub>CCIO55</sub>			
V <sub>CCIO56</sub>			
V <sub>CCIO57</sub>			
V <sub>CCIO58</sub>			
V <sub>CCIO59</sub>			
V <sub>CCIO60</sub>			
V <sub>CCIO61</sub>			
V <sub>CCIO62</sub>			
V <sub>CCIO63</sub>			
V <sub>CCIO64</sub>			
V <sub>CCIO65</sub>			
V <sub>CCIO66</sub>			
V <sub>CCIO67</sub>			
V <sub>CCIO68</sub>			
V <sub>CCIO69</sub>			
V <sub>CCIO70</sub>			
V <sub>CCIO71</sub>			
V <sub>CCIO72</sub>			
V <sub>CCIO73</sub>			
V <sub>CCIO74</sub>			
V <sub>CCIO75</sub>			
V <sub>CCIO76</sub>			
V <sub>CCIO77</sub>			
V <sub>CCIO78</sub>			
V <sub>CCIO79</sub>			
V <sub>CCIO80</sub>			
V <sub>CCIO81</sub>			
V <sub>CCIO82</sub>			
V <sub>CCIO83</sub>			
V <sub>CCIO84</sub>			
V <sub>CCIO85</sub>			
V <sub>CCIO86</sub>			
V <sub>CCIO87</sub>			
V <sub>CCIO88</sub>			
V <sub>CCIO89</sub>			
V <sub>CCIO90</sub>			
V <sub>CCIO91</sub>			
V <sub>CCIO92</sub>			
V <sub>CCIO93</sub>			
V <sub>CCIO94</sub>			
V <sub>CCIO95</sub>			
V <sub>CCIO96</sub>			
V <sub>CCIO97</sub>			
V <sub>CCIO98</sub>			
V <sub>CCIO99</sub>			
V <sub>CCIO100</sub>			




Notes:

- F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- V<sub>CC</sub> core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.



# GW5AT-LV138PG484F



GW5AT-LV138PG484F






GW5AT-LV138PG484F




Notes:

1. F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.







Name	Description	Min.	Max.
<b>FPGA Logic</b>			
V <sub>CC</sub>	Core voltage	0.87V	1.03V
V <sub>CCIO</sub>	I/O Bank voltage	1V	3.465V
V <sub>CCX</sub>	Auxiliary voltage	1.71V	1.89V
V <sub>CCIO0</sub> [1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
<b>Gigabit Transceiver</b>			
V <sub>DHAQ0</sub>	Analog high power supply voltage	1.71V	1.89V
V <sub>DDAQ0</sub>	Analog core power supply voltage	0.87V	1.03V
V <sub>DDT00</sub>	TX power supply voltage	0.87V	1.03V
V <sub>VDD00</sub>	Digital core power supply voltage	0.87V	1.03V
<b>MPI</b>			
V <sub>DDAM</sub>	Analog core power supply voltage	0.87V	1.03V
V <sub>DDDM</sub>	Analog auxiliary voltage power supply voltage	1.71V	1.89V
V <sub>VDDDM</sub>	Digital core power supply voltage	0.87V	1.03V



- Notes:**
- F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - External Flash memory Is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V FPGA Products Programming and Configuration Guide .
  - It is recommended that add an ESD protection chip to the JTAG download circuit.
  - VCC core voltage requires a large current, so it is recommended to supply power separately.
  - The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V FPGA Products Programming and Configuration Guide.
  - The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.





# GW5AT-LV60G324



Name	Description	Min.	Max.
V <sub>CC</sub>	Core voltage, LV	0.87V	1.03V
V <sub>CCIO</sub>	Core voltage, EV	1.14V	1.8V
V <sub>IOBANK</sub>	I/O Bank voltage	1V	3.465V
V <sub>CCIOA</sub> [1]	Auxiliary voltage	1.17V	3.465V
V <sub>REFUSE</sub> [2]	Voltage required for eFUSE writing	1.62V	1.98V
<b>Gigabit Transceiver</b>			
V <sub>DDHDP</sub>	Analog high power supply voltage	1.71V	1.89V
V <sub>DDHDP</sub>	Analog core power supply voltage	0.87V	1.03V
V <sub>DDTAP</sub>	TX power supply voltage	0.87V	1.03V
V <sub>DDDP</sub>	Digital power supply voltage	0.87V	1.03V
<b>MIPI</b>			
V <sub>DDMI</sub>	Analog core power supply voltage	0.87V	1.08V
V <sub>DDMI</sub>	Analog auxiliary power supply voltage	1.71V	3.465V
V <sub>DDMI</sub>	Digital power supply voltage	0.87V	1.08V
V <sub>DDMI</sub>	MIPI LP power supply voltage	1.14V	1.32V
<b>ADC</b>			
V <sub>CCADC</sub>	ADC power supply voltage	1.62V	1.98V
V <sub>REFN</sub>	ADC reference voltage	0V	0V
V <sub>REFP</sub>	ADC reference voltage	0V	1.25V

Note! [1] When internal differential termination resistors are required, V<sub>CCIO</sub> must be greater than or equal to 3V; the I/O input-output F<sub>max</sub> is limited when V<sub>CCIO</sub>=1.8V, and V<sub>CCIO</sub> needs to be greater than or equal to 2.5V for input-output applications with F<sub>max</sub> greater than 600Mbps.  
[2] When V<sub>REFUSE</sub> is not required, this power supply can be connected to either GND or floating.  
If multiple power supplies are shared on some packages or PCBs, it is necessary to take the intersection of the ranges of all shared power supplies to satisfy the needs of multiple power supplies at the same time.



Notes:

- F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- V<sub>CC</sub> core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG718, Arora V 60K FPGA Products Programming and Configuration Guide.
- The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.