

Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI

Arora V FPGA Products Programming and Configuration Guide .


3. It is recommended that add an ESD protection chip to the JTAG port.

4. VCC core voltage requires a large current, so it is recommended

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1

Pin	Description	Min.	Max.
A Logic			
Core voltage	Core voltage	0.87V	1.03V
I/O Bank voltage	I/O Bank voltage	1V	3.46V
Auxiliary voltage	Auxiliary voltage	1.71V	1.89V
[0]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
abit Transceiver			
V _{H2}	Analog high power supply voltage	1.71V	1.89V
V _{C2}	Analog core power supply voltage	0.87V	1.03V
V _T	TX power supply voltage	0.87V	1.03V
V _C	Digital core power supply voltage	0.87V	1.03V
M	Analog core power supply voltage	0.87V	1.03V
M	Analog auxiliary voltage power supply voltage	1.71V	1.89V
M	Digital core power supply voltage	0.87V	1.03V



Notes:

1.F_CLK signal is an external input clock signal

It is recommended that F CLK signal be provided through an active driver.

2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5".


For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG701, **Arora V FPGA Products Programming and Configuration Guide**.

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

Title		GOWIN Minimum System Diagram		
Size A2	Document Number GW5AST-LV138PG484A			Rev 2.5
Date Friday March 14, 2025		Sheet 2	of 3	



	Description	Min.
A Logic		
Core voltage		0.87V
I/O Bank voltage		1V
Auxiliary voltage		1.71V
Power supply voltage for the internal LDO module that powers the PLL and SRAM		1.14V
bit Transceiver		
'42	Analog high power supply voltage	1.71V
'2	Analog core power supply voltage	0.87V
'2	TX power supply voltage	0.87V
'2	Digital core power supply voltage	0.87V
M	Analog core power supply voltage	0.87V
d	Analog auxiliary voltage power supply voltage	1.71V
M	Digital core power supply voltage	0.87V

multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy