



GW5A-EV25LQ100



Name	Description	Min.	Max.
FPGA Logic			
V_{CC}	Core voltage, LV	0.87V	1.03V
V_{CC}	Core voltage, EV	1.14V	1.8V
V_{CCIO}	I/O Bank voltage	1.14V	3.465V
V_{CCX}	Auxiliary voltage	2.375	3.465V
$V_{CCLOD}^{[1]}$	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
$V_{PPUR}^{[2]}$	Voltage required for eFuse writing	1.62V	1.98V
MIPi			
V_{DDAH}	Analog core power supply voltage	0.87V	1V
V_{DDDN}	Digital core power supply voltage	0.87V	1V
V_{DDAM}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{DD12M}	MIPi LP power supply voltage	1.14V	1.32V
Note:			
[1] The greater the V_{CCLOD} voltage, the higher the power consumption.			
[2] When V_{PPUR} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shorted on same packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies.			

(1) The g






¹² When V_{DSS} is not required, this power supply can be connected

If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the following steps:

Multiple Power Supplies If multiple power supplies are required on some packages of PICs, it is necessary to take the intersection of the ranges of all required power supplies to satisfy the needs of multiple power supplies at the same time.





Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714,
Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714,
Arora V 25K FPGA Products Programming and Configuration Guide.
- 6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,






Title		GOWIN Minimum System Diagram		
Size C	Document Number	GWSA-EV25LQ100		Rev 2.7
Date	Thursday, April 17, 2025		Sheet	1 of 18

GW5A-EV25MG196S



Name	Description	Min.	Max.
FPGA Logic			
V_{DC}	Core voltage, LV	0.87V	1.03V
	Core voltage, EV	1.14V	1.8V
V_{IOB}	I/O Bank voltage	1.14V	3.465V
V_{DDA}	Auxiliary voltage	2.375	3.465V
$V_{GELDO}^{[1]}$	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
$V_{ERUS}^{[2]}$	Voltage required for eFuse writing	1.62V	1.98V
MiPI			
V_{DDAM}	Analog core power supply voltage	0.87V	1V
V_{DDDN}	Digital core power supply voltage	0.87V	1V
V_{DDIM}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{DDIM}	MiPI LP power supply voltage	1.14V	1.32V
Note!			
[1] The greater the V_{GELDO} voltage, the higher the power consumption.			
[2] When V_{ERUS} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shorted on same packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			



Notes:
1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided.

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection".

Arora V 25K FPGA Products Programming and Configuration Guide .

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to supply power separately.

5.The MODE pin is the GowinCONFIG configuration mode selection signal.















For details about how to select the Mode signal, see "Chapter 3.1 Configuration".

For details about how to select the mode signal, see Arora V 25K FPGA Products Programming and Configuration.

6. The MSPI signal levels must match the Flash power supply voltage.

Title		
GOWIN Minimum System Diagram		
Size C	Document Number GW5A-EV25MG196S	Rev 2.7
Date Thursday, April 17, 2025	Sheet 2	of 18

GW5A-EV25PG256C



Notes:
1. ECLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active oscillator crystal.

It is recommended that PCLK signal be provided through an active oscillator/crystal.
2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG712.

Arora V 25K FPGA Products Programming and Configuration Guide
3 It is recommended that add an ESD protection chip to the JTAG download

- 3.it is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Arora V 25K FPGA Products Programming and Configuration Guide." 6. The MSPI signal levels must match the Flash power supply voltage.

6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,
a level shifter is required for voltage translation.

Name	Description	Min.	Max.
FPGA Logic			
V_{CC}	Core voltage, LV	0.87V	1.03V
V_{CC}	Core voltage, EV	1.14V	1.6V
V_{IOB}	I/O Bank voltage	1.14V	3.465V
V_{CCX}	Auxiliary voltage	2.375	3.465V
$V_{CLLD0}^{[1]}$	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
$V_{EFUSE}^{[2]}$	Voltage required for eFuse writing	1.62V	1.96V
MiPI			
V_{DDAAM}	Analog core power supply voltage	0.87V	1V
V_{DDDM}	Digital core power supply voltage	0.87V	1V
V_{DDAAM}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{DD-12H}	MiPI LP power supply voltage	1.14V	1.32V

Note!


⁽¹⁾ The greater the V_{CEBO} voltage, the higher the power consumption.

When V_{GRUSS} is not required, this power supply can be connected to either GND or floating.

If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GWIS-EV25P256C	2.7
Date:	Thursday, April 17, 2025	Sheet 3 of 18

GW5A-EV25PG256S













Notes:

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FFPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FFPGA Products Programming and Configuration Guide.
- The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Title		GOWIN Minimum System Diagram
Size	Document Number	Rev
C	GW5A-EV25PG256S	27

Date: Thursday, April 17, 2023 Sheet 4 of 18




Notes:

- 1.F_{CLK} signal is an external input clock signal.
It is recommended that F_{CLK} signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- 6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,
the bank will not be programmed successfully.

Title		GOWIN Minimum System Diagram		
Size	Document Number			Rev
C	GW5A-EV25U/G225S			2.7
Date	Thursday, April 17, 2025	Sheet	5	of 18

GW5A-EV25UG256C



Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- 6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Name	Description	Min.	Max.
FPGA Logic			
Vcc	Core voltage, LV	0.87V	1.03V
Vcc	Core voltage, EV	1.14V	1.8V
Vccio	I/O Bank voltage	1.14V	3.465V
Vcc	Auxiliary voltage	2.375	3.465V
Vccldo ⁽¹⁾	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
Vefuse ⁽²⁾	Voltage required for eFuse writing	1.62V	1.98V
MPI			
Vddai	Analog core power supply voltage	0.87V	1V
Vdddm	Digital core power supply voltage	0.87V	1V
Vddam	Analog auxiliary power supply voltage	2.375V	3.465V
Vddpm	MPI LP power supply voltage	1.14V	1.32V

Note!


⁽¹⁾ The greater the V_{CCLOD} voltage, the higher the power consumption.

⁽²⁾ When V_{EFSW} is not required, this power supply can be connected to either GND or floating.

If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.

Title		GOWIN Minimum System Diagram	
Size	Document Number		
C	GW5A-EV25UG256C	Rev 27	
Date:	Thursday, April 17, 2023	Sheet	6 of 18


GW5A-EV25UG324S




Notes:

1. F_CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the Gowin CONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage, LV	0.87V	1.03V
V _{CC}	Core voltage, EV	1.14V	1.6V
V _{DDIO}	I/O Bank voltage	1.14V	3.465V
V _{DDA}	Auxiliary voltage	2.375	3.465V
V _{DDPLL} ⁽¹⁾	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
V _{DDFUSE} ⁽²⁾	Voltage required for eFuse writing	1.62V	1.98V
MPI			
V _{DDAM}	Analog core power supply voltage	0.87V	1V
V _{DDDM}	Digital core power supply voltage	0.87V	1V
V _{DDA}	Analog auxiliary power supply voltage	2.375V	3.465V
V _{DDLP}	MPI LP power supply voltage	1.14V	1.32V
Note!			
(1) The greater the V _{DDPLL} voltage, the higher the power consumption.			
(2) When V _{DDFUSE} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shared on some packages of PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			



GW5A-LV25LQ100



Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage, LV	0.87V	1.03V
V _{CC}	Core voltage, EV	1.14V	1.8V
V _{CCIO}	I/O Bank voltage	1.14V	3.465V
V _{CCIO}	Auxiliary voltage	2.375	3.465V
V _{VDDPLL} ⁽¹⁾	Power supply voltage for the internal LDO module that powers the PLL and SRAM.	1.14V	3.3V
V _{VDDFUSE} ⁽²⁾	Voltage required for eFuse writing	1.62V	1.98V
MPI			
V _{VDDMI}	Analog core power supply voltage	0.87V	1V
V _{VDDMI}	Digital core power supply voltage	0.87V	1V
V _{VDDAUX}	Analog auxiliary power supply voltage	2.375V	3.465V
V _{VDDLP}	MPI LP power supply voltage	1.14V	1.32V






Note:

(1) The greater the V_{CCIO} voltage, the higher the power consumption.(2) When V_{VDDFUSE} is not required, this power supply can be connected to either GND or floating.


If multiple power supplies are shared on some packages or PCBs, it is necessary to take the intersection of the ranges of all shared power supplies to satisfy the needs of multiple power supplies at the same time.

Notes:

- F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- The MSPI signal levels must match the Flash power supply voltage. If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.



Title	GOWIN Minimum System Diagram	
Size	Document Number	Rev
C	GW5A-LV25LQ100	27



GW5A-LV25LQ144

Name	Description	Min.	Max.
FPGA Logic			
V_{CC}	Core voltage, LV	0.87V	1.03V
V_{CC}	Core voltage, EV	1.14V	1.8V
V_{IOIO}	I/O Bank voltage	1.14V	3.465V
V_{OCLK}	Auxiliary voltage	2.375	3.465V
$V_{CLOCK}^{[1]}$	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
$V_{eFUSE}^{[2]}$	Voltage required for eFuse writing	1.62V	1.98V
MPI			
V_{DDMI}	Analog core power supply voltage	0.87V	1V
V_{DDOM}	Digital core power supply voltage	0.87V	1V
V_{DADM}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{DDMI}	MPI LP power supply voltage	1.14V	1.32V

Notes:

1.F CLK signal is an external input clock signal

It is recommended that F_CLK signal be provided through

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 10. V-NAND Flash Model Selection".

Arora V 25K FPGA Products Programming and Configuration
3. It is recommended that add an ESR protection chip to the

4. V_{CC} core voltage requires a large current, so it is recommended that add an ESD protection chip to the V_{CC} pin.

5. The MODE pin is the GowinCONEIG configuration mode select pin.

5. The MODE pin is the GowinCONFIG configuration mode select pin. For details about how to select the Mode signal, see "Configuring the Device".

For details about how to select the Mode signal, see Chapter 10, "Arora V 25K FPGA Products Programming and Configuration".


6. The MSPI signal levels must match the Flash power supply.

If the voltage of the MSPI BANK does not match the Flash power supply


a level shifter is required for voltage translation.

1. *What is the primary purpose of the study?*


5 | Page




*External Flash, used to store downloaded programs




*JTAG download sect




Configuration reset section



READY R105 4.7K ┌─────────┐ VCCIC




segmentation mode aligned



Title		GOWIN Minimum System Diagram	
Size	Document Number	Rev	
C	GWMSA-LV25LQ144	2.7	
Date:	Thursday, April 17, 2025	Sheet	9 of 18

GW5A-LV25MG121N




Notes:

- F_CLK signal is an external input clock signal.
- It is recommended that F_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.
- The MSPI signal levels must match the Flash power supply voltage.
- If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage, LV	0.87V	1.03V
V _{CCD}	Core voltage, EV	1.14V	1.8V
V _{CIO}	I/O Bank voltage	1.14V	3.465V
V _{CK}	Auxiliary voltage	2.375	3.465V
V _{CLDO} ^[1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
V _{EFuse} ^[2]	Voltage required for eFuse writing	1.62V	1.98V
MPI			
V _{DQAH}	Analog core power supply voltage	0.87V	1V
V _{DQDH}	Digital core power supply voltage	0.87V	1V
V _{DDAM}	Analog auxiliary power supply voltage	2.375	3.465V
V _{DD2M}	MPI LP power supply voltage	1.14V	1.32V
Note!			
^[1] The greater the V _{CLDO} voltage, the higher the power consumption.			
^[2] When V _{EFuse} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shorted on same packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			

Title: GOWIN Minimum System Diagram		
Size: C	Document Number: GW5A-LV25MG121N	Rev: 27
Date: Thursday, April 17, 2023	Sheet: 10	of: 18

GW5A-LV25MG196S






Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
 - 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
 - 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
 - 6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,




Name	Description	Min.	Max.
FPGA Logic			
V_{CC}	Core voltage, LV	0.87V	1.03V
	Core voltage, EV	1.14V	1.8V
V_{CCIO}	I/O Bank voltage	1.14V	3.465V
V_{CCX}	Auxiliary voltage	2.375	3.465V
$V_{CELDO}^{[1]}$	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
$V_{EFUSE}^{[2]}$	Voltage required for eFuse writing	1.62V	1.96V
MiPI			
V_{DDAH}	Analog core power supply voltage	0.87V	1V
V_{DDCM}	Digital core power supply voltage	0.87V	1V
V_{DDAH}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{DDCM}	MiPI LP power supply voltage	1.14V	1.32V
Note:			
[1] The greater the V_{CELDO} voltage, the higher the power consumption.			
[2] When V_{EFUSE} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shorted on same packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.			

Title		
GOWIN Minimum System Diagram		
Size C	Document Number GW5A-LV25GM196S	Rev 2.7
Date: Thursday, April 17, 2025		Sheet 11 of 18

GW5A-LV25PG196S



Name	Description	Min.	Max.
FPGA Logic			
V_{CC}	Core voltage, LV	0.87V	1.03V
V_{CEV}	Core voltage, EV	1.14V	1.8V
V_{COIO}	I/O Bank voltage	1.14V	3.465V
V_{COK}	Auxiliary voltage	2.375	3.465V
V_{CELDO} ^[1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.3V
V_{EFUSE} ^[2]	Voltage required for eFuse writing	1.62V	1.98V
MiPI			
V_{CDAH}	Analog core power supply voltage	0.87V	1V
V_{CDDM}	Digital core power supply voltage	0.87V	1V
V_{CDAM}	Analog auxiliary power supply voltage	2.375V	3.465V
V_{CDOM}	MiPI LP power supply voltage	1.14V	1.32V
Note:			
[1] The greater the V_{CELDO} voltage, the higher the power consumption.			
[2] When V_{EFUSE} is not required, this power supply can be connected to either GND or floating.			
If multiple power supplies are shared on some packages or PCBs, it is necessary to take the intersection of the ranges of all shared power supplies to satisfy the needs of multiple power supplies at the same time.			



Notes:

1.F CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an active external Flash memory to store downloaded programs.

2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4 5 SPI F

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, [Arora V 25K FPGA Products Programming and Configuration Guide](#).

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4.VCC core voltage requires a large current, so it is recommended to supply power through the VCC pin.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration".

Arora V 25K FPGA Products Programming and Configuration Guide.


6. The MSPI signal levels must match the Flash power supply voltage.

If the voltage of the MSPI BANK does not match the Flash power supply voltage, a level shifter is required for voltage translation.

a level shifter is required for voltage translation.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GWIS-LV2SP/G1965	2.7
Date:	Thursday, April 17, 2025	Sheet 12 of 18

GW5A-LV25PG256




Notes:

- 1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.
- 6.The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,

GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25PG256	2.7

GW5A-LV25PG256S



Notes:

1.F_CLK signal is an external input clock signal.

It is recommended that F CLK signal be provided through an ac coupled buffer.

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection Across V_{DD} 25k EPROM products Programming and Configuration Guide".

3 It is recommended that add an ESD protection chip to the JTAG download pins.

4.VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection

The **MODE** pin is the **SPI** configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Con-

Arora V 25K FPGA Products Programming and Configuration Guide.


6. The MSPI signal levels must match the Flash power supply voltage.

If the voltage of the MSPI BANK does not match the Flash power supply voltage

a level shifter is required for voltage translation.

GOWIN Minimum System Diagram		
Title		
Size	Document Number	Rev
C	GW5A-LV2SP-G256S	2.7
Date:	Thursday, April 17, 2025	Sheet 15 of 18

GW5A-LV25UG256C



Notes

1. F_CLK signal is an external input clock signal.

It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection".

Arora V 25K FPGA Products Programming and Configuration Guide

3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. UCC logic voltage requires a charge pump circuit to supply power requirements.





core voltage requires a large current, so it is recommended to use the **SPI** mode selection pin.

5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration".

For details about how to select the Mode signal, see Arora V 25K FPGA Products Programming and Configuration.

Title GOWIN Minimum System Diagram		
Size C	Document Number GW5A-LV25UG256C	Rev 2.7
Date: Thursday, April 17, 2025		Sheet 16 of 18

GW5A-LV25UG324



Notes:

1.F CLK signal is an external input clock signal.











F_{CLK} signal is an external input clock signal. It is recommended that F_{CLK} signal be provided through an a

It is recommended that `PCLK` signal be provided through an active oscillator/crystal.
2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG461.

3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.

4.VCC core voltage requires a large current, so it is recommended to supply power.
5.The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration".

For details about how to select the Mode signal, see Chapter 3.1 Configuration
Arora V 25K FPGA Products Programming and Configuration Guide.
6. The MSPI signal levels must match the Flash power supply voltage.
If the voltage of the MSPI BANK does not match the Flash power supply voltage,



Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage, LV	0.87V	1.03V
V _{CC}	Core voltage, EV	1.14V	1.8V
V _{DDIO}	I/O Bank voltage	1.14V	3.465V
V _{DDI}	Auxiliary voltage	2.375	3.465V
V _{DDPLL} ⁽¹⁾	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	3.9V
V _{DVDD} ⁽²⁾	Voltage required for I/O use setting	1.62V	1.98V
Memory			
V _{DQSR}	Analog core power supply voltage	0.87V	1V
V _{DQSR}	Digital core power supply voltage	0.87V	1V
V _{DQSR}	Analog auxiliary power supply voltage	2.375V	3.465V
V _{DQSR}	MPW LP power supply voltage	1.14V	1.32V
Note!			
The greater the V _{DQSR} voltage, the higher the power consumption.			
⁽¹⁾ When V _{DVDD} is not requested, this power can be connected to either GND or floating.			
⁽²⁾ If multiple power supplies are shared on the same package or PCBs, it is necessary to take the intersection of the ranges of all shared power supplies to satisfy the needs of multiple power supplies at the same time.			

