


GW5AT-LV138FPG676A




Notes:

1. F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs. For details about SPI Flash selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.

CFGVBS	VCCIO (Bank3, Bank10)
1	2.5V and 3.3V
0	VCCIO1.8V


Name	Description	Min.	Max.
V _{CC}	Core voltage	0.87V	1.03V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCIO1}	Auxiliary voltage	1.71V	1.89V
V _{CCIO1}	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
Digibit Transceiver	Analog high power supply voltage	1.71V	1.89V
V _{CCIO1}	Analog core power supply voltage	0.87V	1.03V
V _{CCIO1}	TX power supply voltage	0.87V	1.03V
V _{CCIO1}	Digital core power supply voltage	0.87V	1.03V
MIPI	Analog core power supply voltage	0.87V	1.03V
V _{CCIO1}	Analog auxiliary voltage power supply voltage	1.71V	1.89V
V _{CCIO1}	Digital core power supply voltage	0.87V	1.03V

GW5AT-LV138PG484



Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage	0.87V	1.03V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCX}	Auxiliary voltage	1.71V	1.89V
V _{CCIO1} ^[1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
Gigabit Transceiver			
V _{DDHAQ} ²	Analog high power supply voltage	1.71V	1.89V
V _{DDAQ} ²	Analog core power supply voltage	0.87V	1.03V
V _{DDTQ} ²	TX power supply voltage	0.87V	1.03V
V _{DDDQ} ²	Digital core power supply voltage	0.87V	1.03V
MIPI			
V _{DDAM}	Analog core power supply voltage	0.87V	1.03V
V _{DDIM}	Analog auxiliary voltage power supply voltage	1.71V	1.89V
V _{DDDM}	Digital core power supply voltage	0.87V	1.03V
Note!			
^[1] The greater the V _{CCIO10} voltage, the higher the power consumption.			
^[2] If multiple power supplies are shared on some packages or PCBs, it is necessary to take the intersection of all shared power supplies to satisfy the needs of multiple power supplies at the same time.			



GW5AT-LV138PG484A



Notes:

1. F.CLK signal is an external input clock signal.
It is recommended that F.CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide .
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.

GW5AT-LV138PG676A



Notes:



1. F_CLK signal is an external input clock signal. It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arara V 138K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the downCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG Arara V 138K FPGA Products Programming and Configuration Guide.

CFGVBVS	VCCIO (Bank4、Bank10)
1	2.5V and 3.3V
0	VCCIO≤1.8V

Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage	0.87V	1.03V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCAUX}	Auxiliary voltage	1.71V	1.89V
V _{CCLODIO} ⁽¹⁾	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
Gigabit Transceiver			
V _{DDHQS2} ⁽²⁾	Analog high power supply voltage	1.71V	1.89V
V _{DDQS2} ⁽²⁾	Analog core power supply voltage	0.87V	1.03V
V _{DDTS2} ⁽²⁾	TX power supply voltage	0.87V	1.03V
V _{DDQD2} ⁽²⁾	Digital core power supply voltage	0.87V	1.03V
MIPI			
V _{DDAM}	Analog core power supply voltage	0.87V	1.03V
V _{DDIM}	Analog auxiliary voltage power supply voltage	1.71V	1.89V
V _{DDDM}	Digital core power supply voltage	0.87V	1.03V

⁽¹⁾ The greater the $V_{CC,DC}$ voltage, the higher the power consumption.

GW5AT-LV138UG324A



Name	Description	Min.	Max.
FPGA Logic			
V _{CC}	Core voltage	0.87V	1.03V
V _{CCIO}	I/O Bank voltage	1V	3.465V
V _{CCIX}	Auxiliary voltage	1.71V	1.89V
V _{CCIO0} ^[1]	Power supply voltage for the internal LDO module that powers the PLL and SRAM	1.14V	1.89V
Gigabit Transceiver			
V _{DDHAT2}	Analog high power supply voltage	1.71V	1.89V
V _{DDAT2}	Analog core power supply voltage	0.87V	1.03V
V _{DDT2}	TX power supply voltage	0.87V	1.03V
V _{DDIO0}	Digital core power supply voltage	0.87V	1.03V
MIPI			
V _{DDIOM}	Analog core power supply voltage	0.87V	1.03V
V _{DDIM}	Analog auxiliary voltage power supply voltage	1.71V	1.89V
V _{DDOM}	Digital core power supply voltage	0.87V	1.03V

⁽¹⁾ The greater the $V_{CC,00}$ voltage, the higher the power consumption.
If multiple power supplies are shorted on some packages or PCBs, it is necessary to take the intersection of the ranges of all shorted power supplies to satisfy the needs of multiple power supplies at the same time.

Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.
- 3.It is recommended that add an ESD protection chip to the UTAG download circuit. VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.