





GW5AT-LV138FPG676A



Notes:

- F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash selection, see "Chapter 4.5 SPI Flash Selection" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG704, Arora V 138K FPGA Products Programming and Configuration Guide.

CFGBVS	VCCIO (Bank3, Bank10)
1	2.5V and 3.3V
0	VCCIO1.8V

File: GOWIN Minimum System Diagram
 Size: 482 Document Number: GW5AT-LV138FPG676A
 Date: 08/14/2025 Sheet: 5 of 5

