GW1N-LV9CM64



Notes:

1. F_CLK signal is an external input clock signal.
   It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A4	Document Number: GW1N-LV9CM64	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 1 of 32	

GW1N-LV9EQ144



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9EQ144	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 3 of 32	

GW1N-LV9EQ176















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A3	Document Number: GW1N-LV9EQ176	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 4 of 32	

GW1N-LV9LQ100

















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9LQ100	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 5 of 32	

GW1N-LV9LQ144



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9LQ144	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 6 of 32	

GW1N-LV9LQ176















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A3	Document Number: GW1N-LV9LQ176	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 7 of 32	

GW1N-LV9MG100



Notes:

1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9MG100	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 8 of 32	



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV9MG100T	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 9 of 32	

GW1N-LV9MG160



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9MG160	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 10 of 32	

GW1N-LV9MG196



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV9MG196	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 11 of 32	

GW1N-LV9PG256



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9PG256	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 12 of 32	

GW1N-LV9QN48















Notes:

1. F_CLK signal is an external input clock signal.
   It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size A4	Document Number GW1N-LV9QN48	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 13 of 32	

GW1N-LV9QN48F



Notes:

1. F_CLK signal is an external input clock signal.
   It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A4	Document Number: GW1N-LV9QN48F	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 14 of 32	

GW1N-LV9QN88















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-LV9QN88	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 15 of 32	

GW1N-LV9UG169

Notes:

1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV9UG169	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 16 of 32	

GW1N-LV9UG256



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV9UG256	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 17 of 32	

GW1N-LV9UG332



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-LV9UG332	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 18 of 32	

GW1N-UV9CM64



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A4	Document Number: GW1N-UV9CM64	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 19 of 32	

GW1N-UV9EQ144



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9EQ144	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 20 of 32	















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size A3	Document Number GW1N-UV9EQ176	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 21 of 32	

GW1N-UV9LQ100

















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-UV9LQ100	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 22 of 32	

GW1N-UV9LQ144



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9LQ144	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 23 of 32	

GW1N-UV9LQ176















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: A3	Document Number: GW1N-UV9LQ176	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 24 of 32	

GW1N-UV9MG160



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9MG160	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 25 of 32	

GW1N-UV9MG196



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9MG196	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 26 of 32	

GW1N-UV9PG256



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9PG256	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 27 of 32	

GW1N-UV9QN48















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size A4	Document Number GW1N-UV9QN48	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 28 of 32	

GW1N-UV9QN88















Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram		
Size B	Document Number GW1N-UV9QN88		Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 29 of 32		

GW1N-UV9UG169



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title: GOWIN Minimum System Diagram		
Size: B	Document Number: GW1N-UV9UG169	Rev: 2.3
Date: Tuesday, April 22, 2025	Sheet 30 of 32	

GW1N-UV9UG256



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9UG256	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 31 of 32	

GW1N-UV9UG332



Notes:
1.F_CLK signal is an external input clock signal.
  It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	GOWIN Minimum System Diagram	
Size B	Document Number GW1N-UV9UG332	Rev 2.3
Date: Tuesday, April 22, 2025	Sheet 32 of 32	